
ETSI TS 125 213 V3.1.1 (2000-01)

Technical Specification

Universal Mobile Telecommunications System (UMTS); Spreading and modulation (FDD) (3G TS 23.213 version 3.1.1 Release 1999)



Reference DTS/TSGR-0125213U Keywords UMTS

ETSI

Postal address

F-06921 Sophia Antipolis Cedex - FRANCE

Office address

650 Route des Lucioles - Sophia Antipolis Valbonne - FRANCE Tel.: +33 4 92 94 42 00 Fax: +33 4 93 65 47 16 Siret N° 348 623 562 00017 - NAF 742 C

Association à but non lucratif enregistrée à la Sous-Préfecture de Grasse (06) N° 7803/88

Internet

secretariat@etsi.fr
Individual copies of this ETSI deliverable
can be downloaded from
http://www.etsi.org
If you find errors in the present document, send your
comment to: editor@etsi.fr

Important notice

This ETSI deliverable may be made available in more than one electronic version or in print. In any case of existing or perceived difference in contents between such versions, the reference version is the Portable Document Format (PDF). In case of dispute, the reference shall be the printing on ETSI printers of the PDF version kept on a specific network drive within ETSI Secretariat.

Copyright Notification

No part may be reproduced except as authorized by written permission. The copyright and the foregoing restriction extend to reproduction in all media.

© European Telecommunications Standards Institute 2000. All rights reserved.

Intellectual Property Rights

IPRs essential or potentially essential to the present document may have been declared to ETSI. The information pertaining to these essential IPRs, if any, is publicly available for **ETSI members and non-members**, and can be found in SR 000 314: "Intellectual Property Rights (IPRs); Essential, or potentially Essential, IPRs notified to ETSI in respect of ETSI standards", which is available from the ETSI Secretariat. Latest updates are available on the ETSI Web server (http://www.etsi.org/ipr).

Pursuant to the ETSI IPR Policy, no investigation, including IPR searches, has been carried out by ETSI. No guarantee can be given as to the existence of other IPRs not referenced in SR 000 314 (or the updates on the ETSI Web server) which are, or may be, or may become, essential to the present document.

Foreword

This Technical Specification (TS) has been produced by the ETSI 3rd Generation Partnership Project (3GPP).

The present document may refer to technical specifications or reports using their 3GPP identities or GSM identities. These should be interpreted as being references to the corresponding ETSI deliverables. The mapping of document identities is as follows:

For 3GPP documents:

3G TS | TR nn.nnn "<title>" (with or without the prefix 3G)

is equivalent to

ETSI TS | TR 1nn nnn "[Digital cellular telecommunications system (Phase 2+) (GSM);] Universal Mobile Telecommunications System; <title>

For GSM document identities of type "GSM xx.yy", e.g. GSM 01.04, the corresponding ETSI document identity may be found in the Cross Reference List on www.etsi.org/key

Contents

Forew	ord	5
1	Scope	6
2	References	6
	Symbols and abbreviations	
3.1	Symbols	
3.2	Abbreviations	6
	Uplink spreading and modulation	
4.1	Overview	
4.2	Spreading	
4.2.1	DPCCH/DPDCH)	
4.2.2	PRACH	
4.2.2.1	- r · · · r	
4.2.2.2	\mathcal{U} 1	
4.2.3	PCPCH	
4.2.3.1	PCPCH preamble part	
4.2.3.2		
4.3	Code generation and allocation	
4.3.1	Channelization codes	
4.3.1.1		
4.3.1.2		
4.3.1.3		
4.3.1.4	\mathcal{U}^{-1}	
4.3.1.5	- · · · · · · · · · · · · · · · · · · ·	
4.3.2	Scrambling codes	
4.3.2.1		
4.3.2.2	6 · · · · · · · · · · · · · · · · · · ·	
4.3.2.3	\mathcal{O}	
4.3.2.4	· · · · · · · · · · · · · · · · · ·	
4.3.2.5		
4.3.2.6		
4.2.3.7 4.3.3	PCPCH power control preamble scrambling code	
4.3.3.1		
4.3.3.2 4.3.3.3	\mathcal{E}	
	Preamble signature	
4.3.4	1	
4.3.4.1 4.3.4.1	Access preamble	
4.3.4.1	1	
4.3.4.1	·	
4.3.4.1	r · · · · · · · · · · · · · · · · · · ·	
4.3.4.2	1	
4.3.4.2	1	
4.3.4.2		
4.3.4.2	Modulation	
4.4.1	Modulating chip rate	
4.4.2	Modulation	
5	Downlink spreading and modulation	18
5.1	Spreading	
5.2	Code generation and allocation	
5.2.1	Channelization codes	
5.2.2	Scrambling code	20
5.2.3	Synchronisation codes	21
5.2.3.1	Code generation	21

5.2.3.2	Code allocation of SSC	
5.3	Modulation	
5.3.1	Modulating chip rate	
5.3.2		
Annex A	A (informative): Generalised Hierarchical Golay Sequences	25
A.1 A	Alternative generation	25
Annex 1	Modulation Modulating chip rate	
History.		27

Foreword

This Technical Specification has been produced by the 3GPP.

The contents of the present document are subject to continuing work within the TSG and may change following formal TSG approval. Should the TSG modify the contents of this TS, it will be re-released by the TSG with an identifying change of release date and an increase in version number as follows:

Version 3.y.z

where:

- x the first digit:
 - 1 presented to TSG for information;
 - 2 presented to TSG for approval;
 - 3 Indicates TSG approved document under change control.
- y the second digit is incremented for all changes of substance, i.e. technical enhancements, corrections, updates, etc.
- z the third digit is incremented when editorial only changes have been incorporated in the specification;

1 Scope

The present document describes spreading and modulation for UTRA Physical Layer FDD mode.

2 References

The following documents contain provisions which, through reference in this text, constitute provisions of the present document.

- References are either specific (identified by date of publication, edition number, version number, etc.) or non-specific.
- For a specific reference, subsequent revisions do not apply.
- For a non-specific reference, the latest version applies.

```
[1] 3G TS 25.201: "Physical layer - general description".
```

[2] 3G TS 25.211: "Physical channels and mapping of transport channels onto physical channels

(FDD) ."

- [3] 3G TS 25.101: "UE Radio transmission and Reception (FDD)".
- [4] 3G TS 25.104: "UTRA (BS) FDD; Radio transmission and Reception".

3 Symbols and abbreviations

3.1 Symbols

For the purposes of the present document, the following symbols apply:

 $C_{ch,SF,n}$: n:th channelisation code with spreading factor SF

 $C_{\text{pre},n,s}$: PRACH preamble code for n:th preamble scrambling code and signature s $C_{\text{c-acc},n,s}$: PCPCH access preamble code for n:th preamble scrambling code and signature s PCPCH CD preamble code for n:th preamble scrambling code and signature s

 $C_{sig,s}$: PRACH/PCPCH signature code for signature s $S_{long,n}$: n:th DPCCH/DPDCH long uplink scrambling code $S_{short,n}$: n:th DPCCH/DPDCH short uplink scrambling code

 $\begin{array}{lll} S_{r\text{-pre,n}} \colon & n\text{:th PRACH preamble scrambling code} \\ S_{r\text{-msg,n}} \colon & n\text{:th PRACH message scrambling code} \\ S_{c\text{-acc}} \colon & n\text{:th PCPCH access preamble scrambling code} \\ S_{c\text{-cd}} \colon & n\text{:th PCPCH CD preamble scrambling code} \\ S_{c\text{-msg,n}} \colon & n\text{:th PCPCH message scrambling code} \end{array}$

 $S_{dl,n}$: DL scrambling code

 C_{psc} : PSC code $C_{ssc n}$: n:th SSC code

3.2 Abbreviations

For the purposes of the present document, the following abbreviations apply:

AICH Acquisition Indicator Channel

AP Access Preamble

BCH Broadcast Control Channel

CCPCH Common Control Physical Channel

CD Collision Detection
CPCH Common Packet Channel
CPICH Common Pilot Channel
DCH Dedicated Channel

DPCH Dedicated Physical Channel

DPCCH Dedicated Physical Control Channel
DPDCH Dedicated Physical Data Channel
FDD Frequency Division Duplex
Mcps Mega Chip Per Second

OVSF Orthogonal Variable Spreading Factor (codes)

PDSCH Physical Dedicated Shared Channel

PICH Page Indication Channel

PRACH Physical Random Access Channel
PSC Primary Synchronisation Code
RACH Random Access Channel
SCH Synchronisation Channel

SSC Secondary Synchronisation Code

SF Spreading Factor UE User Equipment

USTS Uplink Synchronous Transmission Scheme

4 Uplink spreading and modulation

4.1 Overview

Spreading is applied to the physical channels. It consists of two operations. The first is the channelization operation, which transforms every data symbol into a number of chips, thus increasing the bandwidth of the signal. The number of chips per data symbol is called the Spreading Factor (SF). The second operation is the scrambling operation, where a scrambling code is applied to the spread signal.

With the channelization, data symbols on so-called I- and Q-branches are independently multiplied with an OVSF code. With the scrambling operation, the resultant signals on the I- and Q-branches are further multiplied by complex-valued scrambling code, where I and Q denote real and imaginary parts, respectively.

4.2 Spreading

4.2.1 DPCCH/DPDCH

Figure 1 illustrates the principle of the uplink spreading of DPCCH and DPDCHs. The binary DPCCH and DPDCHs to be spread are represented by real-valued sequences, i.e. the binary value "0" is mapped to the real value +1, while the binary value "1" is mapped to the real value -1. The DPCCH is spread to the chip rate by the channelization code c_c , while the n:th DPDCH called DPDCH $_n$ is spread to the chip rate by the channelization code $c_{d,n}$. One DPCCH and up to six parallel DPDCHs can be transmitted simultaneously, i.e. $0 \le n \le 6$.




Figure 1: Spreading for uplink DPCCH and DPDCHs

After channelization, the real-valued spread signals are weighted by gain factors, β_c for DPCCH and β_d for all DPDCHs

At every instant in time, at least one of the values β_c and β_d has the amplitude 1.0. The β -values are quantized into 4 bit words. The quantization steps are given in table 1.

Table 1: The quantization of the gain parameters

Signalling values for β_c and β_d	Quantized amplitude ratios β_c and β_d
15	1.0
14	0.9333
13	0.8666
12	0.8000
11	0.7333
10	0.6667
9	0.6000
8	0.5333
7	0.4667
6	0.4000
5	0.3333
4	0.2667
3	0.2000
2	0.1333
1	0.0667
0	Switch off

After the weighting, the stream of real-valued chips on the I- and Q-branches are then summed and treated as a complex-valued stream of chips. This complex-valued signal is then scrambled by the complex-valued scrambling code $S_{long,n}$ or $S_{short,n}$, depending on if long or short scrambling codes are used. The scrambling code is applied aligned with the radio frames, i.e. the first scrambling chip corresponds to the beginning of a radio frame.

4.2.2 PRACH

4.2.2.1 PRACH preamble part

The PRACH preamble part consist of a complex-valued code, described in section 4.3.3.

4.2.2.2 PRACH message part

Figure 2 illustrates the principle of the spreading and scrambling of the PRACH message part, consisting of data and control parts. The binary control and data parts to be spread are represented by real-valued sequences, i.e. the binary value "0" is mapped to the real value +1, while the binary value "1" is mapped to the real value -1. The control part is spread to the chip rate by the channelization code c_c , while the data part is spread to the chip rate by the channelization code c_d .




Figure 2: Spreading of PRACH message part

After channelization, the real-valued spread signals are weighted by gain factors, β_c for the control part and β_d for the data part. At every instant in time, at least one of the values β_c and β_d has the amplitude 1.0. The β -values are quantized into 4 bit words. The quantization steps are given in section 4.2.1.

After the weighting, the stream of real-valued chips on the I- and Q-branches are treated as a complex-valued stream of chips. This complex-valued signal is then scrambled by the complex-valued scrambling code $S_{r-msg,n}$. The 10 ms scrambling code is applied aligned with the 10 ms message part radio frames, i.e. the first scrambling chip corresponds to the beginning of a message part radio frame.

4.2.3 PCPCH

4.2.3.1 PCPCH preamble part

The PCPCH preamble part consist of a complex-valued code, described in section 4.3.4.

4.2.3.2 PCPCH message part

Figure 3 illustrates the principle of the spreading of the PCPCH message part, consisting of data and control parts. The binary control and data parts to be spread are represented by real-valued sequences, i.e. the binary value "0" is mapped to the real value +1, while the binary value "1" is mapped to the real value -1. The control part is spread to the chip rate by the channelization code c_c , while the data part is spread to the chip rate by the channelization code c_d .




Figure 3: Spreading of PCPCH message part

After channelization, the real-valued spread signals are weighted by gain factors, β_c for the control part and β_d for the data part. At every instant in time, at least one of the values β_c and β_d has the amplitude 1.0. The β -values are quantized into 4 bit words. The quantization steps are given in section 4.2.1.

After the weighting, the stream of real-valued chips on the I- and Q-branches are treated as a complex-valued stream of chips. This complex-valued signal is then scrambled by the complex-valued scrambling code $S_{c-msg,n}$. The 10 ms scrambling code is applied aligned with the 10 ms message part radio frames, i.e. the first scrambling chip corresponds to the beginning of a message part radio frame.

4.3 Code generation and allocation

4.3.1 Channelization codes

4.3.1.1 Code definition

The channelization codes of figure 1 are Orthogonal Variable Spreading Factor (OVSF) codes that preserve the orthogonality between a user's different physical channels. The OVSF codes can be defined using the code tree of figure 4.




Figure 4: Code-tree for generation of Orthogonal Variable Spreading Factor (OVSF) codes

In figure 4, the channelization codes are uniquely described as $C_{ch,SF,k}$, where SF is the spreading factor of the code and k is the code number, $0 \le k \le SF-1$.

Each level in the code tree defines channelization codes of length SF, corresponding to a spreading factor of SF in figure 4.

The generation method for the channelization code is defined as:

$$\begin{bmatrix} C_{ch,2,0} \\ C_{ch,2,1} \end{bmatrix} = \begin{bmatrix} C_{ch,1,0} & C_{ch,1,0} \\ C_{ch,1,0} & -C_{ch,1,0} \end{bmatrix} = \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix}$$

$$\begin{bmatrix} C_{ch,2}(n+1)_{,0} \\ C_{ch,2}(n+1)_{,1} \\ C_{ch,2}(n+1)_{,2} \\ C_{ch,2}(n+1)_{,3} \\ \vdots \\ C_{ch,2}(n+1)_{,2}(n+1)_{-1} \end{bmatrix} = \begin{bmatrix} C_{ch,2^{n},0} & C_{ch,2^{n},0} \\ C_{ch,2^{n},0} & -C_{ch,2^{n},0} \\ C_{ch,2^{n},1} & C_{ch,2^{n},1} \\ C_{ch,2^{n},1} & -C_{ch,2^{n},1} \\ \vdots & \vdots \\ C_{ch,2^{n},1} & -C_{ch,2^{n},1} \\ C_{ch,2^{n},1} & -C_{ch,2^{n},1} \\ C_{ch,2^{n},1} & -C_{ch,2^{n},1} \\ \vdots & \vdots \\ C_{ch,2^{n},2^{n}-1} & C_{ch,2^{n},2^{n}-1} \\ C_{ch,2^{n},2^{n}-1} & -C_{ch,2^{n},2^{n}-1} \end{bmatrix}$$

The leftmost value in each channelization code word corresponds to the chip transmitted first in time.

4.3.1.2 Code allocation for DPCCH/DPDCH

For the DPCCH and DPDCHs the following applies:

- The DPCCH is always spread by code $c_c = C_{ch.256.0}$
- When only one DPDCH is to be transmitted, DPDCH₁ is spread by code $c_{d,1} = C_{ch,SF,k}$ where SF is the spreading factor of DPDCH₁ and k = SF / 4
- When more than one DPDCH is to be transmitted, all DPDCHs have spreading factors equal to 4. DPDCH_n is spread by the the code $c_{d,n} = C_{ch,4,k}$, where k = 1 if $n \in \{1, 2\}$, k = 3 if $n \in \{3, 4\}$, and k = 2 if $n \in \{5, 6\}$.

In case of USTS, for the DPCCH, the UTRAN assigns a node number v_c ($0 \le v_c \le 255$) in the code-tree that corresponds to a channelization code of length 256. For a DPDCH, the UTRAN assigns a node number v_d ($0 \le v_d \le L$ -1) in the code-tree that corresponds to a channelization code of length L (i.e., SF for the UE). The sub-tree below the assigned node is used for spreading of DPDCH. When more than one DPDCH is to be transmitted, all DPDCHs have spreading factors equal to 4. In this case, the UTRAN assigns node numbers v_{d1} , v_{d2} , and v_{d3} ($0 \le v_{d1}$, v_{d2} , and $v_{d3} \le 3$) that correspond to channelization codes of length 4.The DPCCH is always spread by code $C_{ch,0} = C_{ch,256,k}$, where $k = v_c$.

- When only one DPDCH is to be transmitted, DPDCH₁ is spread by code $C_{ch,SF,k}$, where SF is the spreading factor of DPDCH₁ and $k = v_d * SF/L$.
- When more than one DPDCH is to be transmitted, all DPDCHs have spreading factors equal to 4 (i.e., L=4). DPDCH_n is spread by the code $C_{ch,n} = C_{ch,4,k}$, where $k = v_{dl}$ if $n \in \{1, 2\}$, $k = v_{d2}$ if $n \in \{3, 4\}$, and $k = v_{d3}$ if $n \in \{5, 6\}$.

4.3.1.3 Code allocation for PRACH message part

The preamble signature s, $1 \le s \le 16$, points to one of the 16 nodes in the code-tree that corresponds to channelization codes of length 16. The sub-tree below the specified node is used for spreading of the message part. The control part is spread with the channelization code c_c (as shown in section 4.2.2.2) of spreading factor 256 in the lowest branch of the sub-tree, i.e. $c_c = C_{ch,256,m}$ where m = 16(s - 1) + 15. The data part uses any of the channelization codes from spreading factor 32 to 256 in the upper-most branch of the sub-tree. To be exact, the data part is spread by channelization code $c_d = C_{ch,SF,m}$ and SF is the spreading factor used for the data part and $m = SF \times (s - 1)/16$.

4.3.1.4 Code allocation for PCPCH message part

The signature in the preamble specifies one of the 16 nodes in the code-tree that corresponds to channelization codes of length 16. The sub-tree below the specified node is used for spreading of the message part. The control part is always spread with a channelization code of spreading factor 256. The code is chosen from the lowest branch of the sub-tree. The data part may use channelization codes from spreading factor 4 to 256. A UE is allowed to increase its spreading factor during the message transmission by choosing any channelization code from the uppermost branch of the sub-tree code. For channelization codes with spreading factors less that 16, the node is located on the same sub-tree as the channelization code of the access preamble.

4.3.1.5 Channelisation code for PCPCH power control preamble

The channelisation code for the PCPCH power control preamble is the same as that used for the control part of the message part, as described in section 4.3.1.4 above.

4.3.2 Scrambling codes

4.3.2.1 General

All uplink physical channels are subjected to scrambling with a complex-valued scrambling code. The DPCCH/DPDCH may be scrambled by either long or short scrambling codes, defined in section 4.3.2.4. The PRACH message part is scrambled with a long scrambling code, defined in section 4.3.2.5. Also the PCPCH message part is scrambled with a long scrambling code, defined in section 4.3.2.6.

There are 2²⁴ long and 2²⁴ short uplink scrambling codes. Uplink scrambling codes are assigned by higher layers.

The long scrambling code is built from constituent long sequences defined in section 4.3.2.2, while the constituent short sequences used to build the short scrambling code are defined in section 4.3.2.3.

4.3.2.2 Long scrambling sequence

The long scrambling sequences $c_{long,1,n}$ and $c_{long,2,n}$ are constructed from position wise modulo 2 sum of 38400 chip segments of two binary *m*-sequences generated by means of two generator polynomials of degree 25. Let x, and y be the two *m*-sequences respectively. The x sequence is constructed using the primitive (over GF(2)) polynomial $X^{25} + X^3 + I$. The y sequence is constructed using the polynomial $X^{25} + X^3 + X^2 + X + I$. The resulting sequences thus constitute segments of a set of Gold sequences.

The sequence $c_{long,2,n}$ is a 16777232 chip shifted version of the sequence $c_{long,1,n}$.

Let n_{23} ... n_0 be the 24 bit binary representation of the scrambling sequence number n with n_0 being the least significant bit. The x sequence depends on the chosen scrambling sequence number n and is denoted x_n , in the sequel. Furthermore, let $x_n(i)$ and y(i) denote the i:th symbol of the sequence x_n and y, respectively.

The *m*-sequences x_n and y are constructed as:

Initial conditions:

$$x_n(0)=n_0$$
, $x_n(1)=n_1$, ... = $x_n(22)=n_{22}$, $x_n(23)=n_{23}$, $x_n(24)=1$
 $y(0)=y(1)=...=y(23)=y(24)=1$

Recursive definition of subsequent symbols:

$$x_n(i+25) = x_n(i+3) + x_n(i) \text{ modulo } 2, i=0,..., 2^{25}-27,$$

 $y(i+25) = y(i+3)+y(i+2)+y(i+1)+y(i) \text{ modulo } 2, i=0,..., 2^{25}-27.$

Define the binary Gold sequence z_n by

$$z_n(i) = x_n(i) + y(i)$$
 modulo 2, $i = 0, 1, 2, ..., 2^{25}-2$,

The real valued Gold sequence Z_n is defined by

$$Z_n(i) = \begin{cases} +1 & \text{if } z_n(i) = 0 \\ -1 & \text{if } z_n(i) = 1 \end{cases} \quad \text{for } i = 0, 1, \dots, 2^{25} - 2.$$

Now, the real-valued long scrambling sequences $c_{\text{long},1,n}$ and $c_{\text{long},2,n}$ are defined as follows:

$$c_{long,1,n}(i) = Z_n(i), i = 0, 1, 2, ..., 2^{25} - 2$$
 and

$$c_{long,2,n}(i) = Z_n((i + 16777232) \text{ modulo } (2^{25} - 1)), i = 0, 1, 2, ..., 2^{25} - 2.$$

Finally, the complex-valued long scrambling sequence Clong, n, is defined as

$$C_{long,n}(i) = c_{long,1,n}(i) (1 + j(-1)^{i} c_{long,2,n} (2[i/2]))$$

where $i = 0, 1, ..., 2^{25} - 2$ and \bigcup denotes rounding to nearest lower integer




Figure 5: Configuration of uplink scrambling sequence generator

4.3.2.3 Short scrambling sequence

The short scrambling sequences $c_{\text{short},1,n}(i)$ and $c_{\text{short},2,n}(i)$ are defined from a sequence from the family of periodically extended S(2) codes.

Let $n_{23}n_{22}...n_0$ be the 24 bit binary representation of the code number n.

The *n*:th quaternary S(2) sequence $z_n(i)$, $0 \le n \le 16777215$, is obtained by modulo 4 addition of three sequences, a quaternary sequence a(i) and two binary sequences b(i) and d(i), where the initial loading of the three sequences is determined from the code number *n*. The sequence $z_n(i)$ of length 255 is generated according to the following relation:

$$z_v(i) = a(i) + 2b(i) + 2d(i)$$
 modulo 4, $i = 0, 1, ..., 254$,

where the quaternary sequence a(i) is generated recursively by the polynomial $g_0(x) = x^8 + x^5 + 3x^3 + x^2 + 2x + 1$ as

$$a(0) = 2n_0 + 1 \text{ modulo } 4,$$

$$a(i) = 2n_i \text{ modulo } 4, i = 1, 2, ..., 7,$$

$$a(i) = 3a(i-3) + a(i-5) + 3a(i-6) + 2a(i-7) + 3a(i-8)$$
 modulo 4, $i = 8, 9, ..., 254$,

and the binary sequence b(i) is generated recursively by the polynomial $g_1(x) = x^8 + x^7 + x^5 + x + 1$ as

$$b(i) = n_{8+i} \text{ modulo } 2, i = 0, 1, ..., 7,$$

$$b(i) = b(i-1) + b(i-3) + b(i-7) + b(i-8) \mod 2, i = 8, 9, ..., 254,$$

and the binary sequence c(i) is generated recursively by the polynomial $g_2(x) = x^8 + x^7 + x^5 + x^4 + 1$ as

$$d(i) = n_{16+i} \text{ modulo } 2, i = 0, 1, ..., 7,$$

$$d(i) = d(i-1) + d(i-3) + d(i-4) + d(i-8)$$
 modulo 2, $i = 8, 9, ..., 254$.

The sequence $z_n(i)$ is extended to length 256 chips by setting $z_n(255) = z_n(0)$.

The mapping from $z_n(i)$ to the real-valued binary sequences $c_{\text{short},1,n}(i)$ and $c_{\text{short},2,n}(i)$, , i = 0, 1, ..., 255 is defined in Table 2.

Table 2. Mapping from $z_n(i)$ to $c_{short,1,n}(i)$ and $c_{short,2,n}(i)$, i = 0, 1, ..., 255.

$Z_n(i)$	$C_{short,1,n}(i)$	$C_{short,2,n}(i)$
0	+1	+1
1	-1	+1
2	-1	-1
3	+1	-1

Finally, the complex-valued short scrambling sequence C_{short, n}, is defined as

$$C_{short,n}(i) = c_{short,1,n}(i \mod 256) (1 + j(-1)^{i} c_{short,2,n} (2 (i \mod 256) / 2))$$

where i = 0, 1, 2, ... and \square denotes rounding to nearest lower integer.

An implementation of the short scrambling sequence generator for the 255 chip sequence to be extended by one chip is shown in Figure 6.




Figure 6. Uplink short scrambling sequence generator for 255 chip sequence.

4.3.2.4 DPCCH/DPDCH scrambling code

The code used for scrambling of the uplink DPCCH/DPDCH may be of either long or short type. When the scrambling code is formed, different consituent codes are used for the long and short type as defined below.

The n:th long uplink scrambling code for DPCCH/DPDCH, denoted $S_{long, n}$, is defined as

$$S_{long,n}(i) = C_{long,n}(i), i = 0, 1, ..., 38399,$$

where the lowest index corresponds to the chip transmitted first in time and $C_{long,n}$ is defined in section 4.3.2.2.

The n:th short uplink scrambling code for DPCCH/DPDCH, denoted S_{short, n}, is defined as

$$S_{\text{short,n}}(i) = C_{\text{short,n}}(i), i = 0, 1, ..., 38399,$$

where the lowest index corresponds to the chip transmitted first in time and C_{short,n} is defined in section 4.3.2.3.

4.3.2.5 PRACH message part scrambling code

The scrambling code used for the PRACH message part is 10 ms long, cell-specific and has a one-to-one correspondence to the scrambling code used for the preamble part.

The n:th PRACH message part scrambling code, denoted $S_{r-msg,n}$ is based on the long scrambling sequence and is defined as

$$S_{r-msg,n}(i) = C_{long,n}(i + 4096), i = 0, 1, ..., 38399$$

where the lowest index corresponds to the chip transmitted first in time and $C_{long,n}$ is defined in section 4.3.2.2.

4.3.2.6 PCPCH message part scrambling code

The set of scrambling codes used for the PCPCH message part are 10 ms long, cell-specific and have a one-to-one correspondence to the signature sequences and the access sub-channels used by the access preamble part. Both long or short scrambling codes can be used to scramble the CPCH message part.

The n:th PCPCH message part scrambling code, denoted S_{c-msg,n}, is based on the scrambling sequence and is defined as

In the case when the long scrambling codes are used,

$$S_{r-msg,n}(i) = C_{long,n}(i + 8192), i = 0, 1, ..., 38399$$

where the lowest index corresponds to the chip transmitted first in time and C_{long,n} is defined in section 4.3.2.2.

In the case when the access resources are shared between the RACH and CPCH, then $S_{c-msg,n}$ is defined as

$$S_{r-msg,n}(i) = C_{long,n}(i + 4096), i = 0, 1, ..., 38399$$

where the lowest index corresponds to the chip transmitted first in time and C_{long,n} is defined in section 4.3.2.2.

In the case the short scrambling codes are used,

$$S_{r-msg,n}(i) = C_{short,n}(i), i = 0, 1, ..., 38399$$

4.2.3.7 PCPCH power control preamble scrambling code

The scrambling code for the PCPCH power control preamble is the same as for the PCPCH message part, as described in section 4.2.3.6 above. The phase of the scrambling code shall be such that the end of the code is aligned with the frame boundary at the end of the power control preamble.

4.3.3 PRACH preamble codes

4.3.3.1 Preamble code construction

The random access preamble code $C_{\text{pre,n}}$, is a complex valued sequence. It is built from a preamble scrambling code $S_{\text{r-pre,n}}$ and a preamble signature $C_{\text{sig,s}}$ as follows:

$$C_{\text{pre,n,s}}(k) = S_{\text{r-pre,n}}(k) \times C_{\text{sig,s}}(k) \times e^{j(\frac{\pi}{4} + \frac{\pi}{2}k)}, k = 0, 1, 2, 3, ..., 4095,$$

where k=0 corresponds to the chip transmitted first in time and $S_{r-pre,n}$ and $C_{sig,s}$ are defined in 4.3.3.2 and 4.3.3.3 below respectively.

4.3.3.2 Preamble scrambling code

The scrambling code for the PRACH preamble part is constructed from the long scrambling sequences.

The *n*:th preamble scrambling code is defined as:

$$S_{r-pre,n}(i) = c_{long,1,n}(i), i = 0, 1, ..., 4095,$$

where the sequence $c_{long,1,n}$ is defined in section 4.3.2.2.

4.3.3.3 Preamble signature

The preamble signature corresponding to a signature s consists of 256 repetitions of a length 16 signature $P_s(n)$, n=0...15. This is defined as follows:

$$C_{\text{sig},s}(i) = P_s(i \text{ modulo } 16), i = 0, 1, ..., 4095.$$

The signature P_s(n) is from the set of 16 Hadamard codes of length 16. These are listed in table 3.

Preamble Value of n signature 1 2 4 10 12 13 14 15 0 3 5 6 8 11 $P_0(n)$ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 P₁(n) -1 1 1 -1 1 -1 1 -1 1 -1 1 -1 1 -1 1 -1 1 -1 $P_2(n)$ 1 -1 -1 1 1 -1 -1 1 1 -1 -1 1 1 -1 -1 P₃(n) 1 -1 1 -1 -1 1 1 -1 -1 1 -1 -1 1 1 -1 -1 -1 1 -1 -1 $P_4(n)$ -1 $P_5(n)$ 1 -1 1 -1 -1 -1 1 -1 -1 1 1 $P_6(n)$ 1 1 -1 -1 -1 -1 1 1 1 1 -1 -1 -1 -1 1 1 -1 $P_7(n)$ 1 -1 -1 1 -1 -1 -1 -1 1 -1 $P_8(n)$ 1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 $P_9(n)$ -1 -1 1 -1 1 -1 1 -1 -1 -1 1 P₁₀(n) 1 -1 -1 1 1 -1 -1 -1 -1 1 -1 -1 1 1 1 -1 1 -1 1 1 1 -1 $P_{11}(n)$ -1 1 -1 1 -1 -1 -1 1 1 1 1 1 -1 -1 -1 -1 -1 -1 -1 -1 1 1 1 1 P₁₂(n) 1 -1 1 -1 -1 -1 1 -1 1 -1 1 1 -1 1 -1 P₁₃(n) P₁₄(n) 1 -1 -1 -1 1 -1 -1 1 1 1 -1 -1 -1 1 -1 -1 1 -1 -1 1 P₁₅(n) -1

Table 3: Preamble signatures

4.3.4 PCPCH preamble codes

4.3.4.1 Access preamble

4.3.4.1.1 Access preamble code construction

Similar to PRACH access preamble codes, the PCPCH access preamble codes $C_{c\text{-acc},n,s}$, are complex valued sequences. The PCPCH access preamble codes are built from the preamble scrambling codes $S_{c\text{-acc},n}$ and a preamble signature $C_{sig,s}$ as follows:

$$C_{\text{c-acc},n,s}(k) = S_{\text{c-acc},n}(k) \times C_{\text{sig},s}(k) \times e^{j(\frac{\pi}{4} + \frac{\pi}{2}k)}, k = 0, 1, 2, 3, ..., 4095,$$

where $S_{c\text{-acc},n}$ and $C_{sig,s}$ are defined in section 4.3.4.1.2 and 4.3.4.1.3 below respectively.

4.3.4.1.2 Access preamble scrambling code

The access preamble scrambling code generation is done in a way similar to that of PRACH

The *n*:th PCPCH access preamble scrambling code is defined as:

$$S_{c-acc,n}(i) = c_{long,1,n}(i), i = 0, 1, ..., 4095,$$

where the sequence $c_{long,1,n}$ is defined in section 4.3.2.2.

In the case when the access resources are shared between the PRACH and PCPCH, the scrambling codes used in the PRACH preamble are used for the PCPCH preamble as well.

4.3.4.1.3 Access preamble signature

The access preamble part of the CPCH-access burst carries one of the sixteen different orthogonal complex signatures identical to the ones used by the preamble part of the random-access burst.

4.3.4.2 CD preamble

4.3.4.2.1 CD preamble code construction

Similar to PRACH access preamble codes, the PCPCH CD preamble codes $C_{c-cd,n,s}$ are complex valued sequences. The PCPCH CD preamble codes are built from the preamble scrambling codes Sc-cd,n and a preamble signature $C_{sig,s}$ as follows:

$$C_{c-cd,n,s}(k) = S_{c-cd,n}(k) \times C_{sig,s}(k) \times e^{j(\frac{\pi}{4} + \frac{\pi}{2}k)}, k = 0, 1, 2, 3, ..., 4095,$$

where $S_{c-cd,n}$ and $C_{sig,s}$ are defined in sections 4.3.4.2.2 and 4.3.4.2.3 below respectively.

4.3.4.2.2 CD preamble scrambling code

The PCPCH CD preamble scrambling code is derived from the same scrambling code used in the CPCH access preamble.

The *n*:th PCPCH CD access preamble scrambling code is defined as:

$$S_{c-cd,n}(i) = c_{long,1,n}(i + 4096), i = 0, 1, ..., 4095,$$

where the sequence $c_{long,1,n}$ is defined in section 4.3.2.2.

In the case when the access resources are shared between the RACH and CPCH, the scrambling codes used in the RACH preamble will be used for the CPCH CD preamble as well.

4.3.4.2.3 CD preamble signature

The CD-preamble part of the CPCH-access burst carries one of sixteen different orthogonal complex signatures identical to the ones used by the preamble part of the random-access burst.

4.4 Modulation

4.4.1 Modulating chip rate

The modulating chip rate is 3.84 Mcps.

4.4.2 Modulation

In the uplink, the complex-valued chip sequence generated by the spreading process is QPSK modulated as shown in Figure 7 below.




Figure 7: Uplink modulation.

The pulse-shaping characteristics are described in [3].

5 Downlink spreading and modulation

5.1 Spreading

Figure 8 illustrates the spreading operation for all downlink physical channels except SCH, i.e. for P-CCPCH, S-CCPCH, CPICH, AICH, PICH, and downlink DPCH. The non-spread physical channel consists of a sequence of real-valued symbols. For all channels except AICH, the symbols can take the three values +1, -1, and 0, where 0 indicates DTX. For AICH, the symbol values depend on the exact combination of acquisition indicators to be transmitted, compare [2] Section 5.3.3.6.

Each pair of two consecutive symbols is first serial-to-parallel converted and mapped to an I and Q branch. The mapping is such that even and odd numbered symbols are mapped to the I and Q branch respectively. For all channels except AICH, symbol number zero is defined as the first symbol in each frame. For AICH, symbol number zero is defined as the first symbol in each access slot. The I and Q branches are then spread to the chip rate by the same real-valued channelization code $C_{\text{ch,SF,m}}$. The sequences of real-valued chips on the I and Q branch are then treated as a single complex-valued sequence of chips. This sequence of chips is scrambled (complex chip-wise multiplication) by a complex-valued scrambling code $S_{\text{dl,n}}$. In case of P-CCPCH, the scrambling code is applied aligned with the P-CCPCH frame boundary, i.e. the first complex chip of the spread P-CCPCH frame is multiplied with chip number zero of the scrambling code. In case of other downlink channels, the scrambling code is applied aligned with the scrambling code applied to the P-CCPCH. In this case, the scrambling code is thus not necessarily applied aligned with the frame boundary of the physical channel to be scrambled.




Figure 8: Spreading for all downlink physical channels except SCH

Figure 9 illustrates how different downlink channels are combined. Each complex-valued spread channel, corresponding to point S in Figure 8, is separately weighted by a weight factor G_i. The complex-valued P-SCH and S-

SCH, as described in [1], section 5.3.3.4, are separately weighted by weight factors G_p and G_s . All downlink physical channels are then combined using complex addition.




Figure 9: Spreading and modulation for SCH and P-CCPCH

5.2 Code generation and allocation

5.2.1 Channelization codes

The channelization codes of figure 8 are the same codes as used in the uplink, namely Orthogonal Variable Spreading Factor (OVSF) codes that preserve the orthogonality between downlink channels of different rates and spreading factors. The OVSF codes are defined in figure 4 in section 4.3.1.

The channelization code for the Primary CPICH is fixed to $C_{ch,256,0}$ and the channelization code for the Primary CCPCH is fixed to $C_{ch,256,1}$. The channelization codes for all other physical channels are assigned by UTRAN.

With the spreading factor 512 a specific restriction is applied. When the code word $C_{\text{ch},512,n}$, with n=0,2,4....510, is used in soft handover, then the code word $C_{512,n+1}$ is not allocated in the Node Bs where timing adjustment is to be used. Respectively if $C_{\text{ch},512,n}$, with n=1,3,5....511 is used, then the code word $C_{512,n-1}$ is not allocated in the Node B where timing adjustment is to be used. This restriction shall not apply for the softer handover operation or in case UTRAN is synchronised to such a level that timing adjustments in soft handover are not used with spreading factor 512.

When compressed mode is implemented by reducing the spreading factor by 2, the OVSF code used for compressed frames is:

- C_{ch.SF/2} if ordinary scrambling code is used
- $c_{ch,SF/2,n \mod SF/2}$ if alternative scrambling code is used (see section 5.2.2)

where $c_{ch,SF,n}$ is the channelization code used for non-compressed frames.

In case the OVSF code on the PDSCH varies from frame to frame, the OVSF codes shall be allocated such a way that the OVSF code(s) below the smallest spreading factor will be from the branch of the code tree pointed by the smallest spreading factor used for the connection. This means that all the codes for UE for the PDSCH connection can be generated according to the OVSF code generation principle from smallest spreading factor code used by the UE on PDSCH.

In case of mapping the DSCH to multiple parallel PDSCHs, the same rule applies, but all of the branches identified by the multiple codes, corresponding to the smallest spreading factor, may be used for higher spreading factor allocation.

5.2.2 Scrambling code

A total of 2^{18} -1 = 262,143 scrambling codes, numbered 0...262,142 can be generated. However not all the scrambling codes are used. The scrambling codes are divided into 512 sets each of a primary scrambling code and 15 secondary scrambling codes.

The primary scrambling codes consist of scrambling codes n=16*i where i=0...511. The i:th set of secondary scrambling codes consists of scrambling codes 16*i+k, where k=1...15.

There is a one-to-one mapping between each primary scrambling code and 15 secondary scrambling codes in a set such that i:th primary scrambling code corresponds to i:th set of scrambling codes.

Hence, according to the above, scrambling codes k=0,1,...,8191 are used. Each of these codes are associated with a left alternative scrambling code and a right alternative scrambling code, that may be used for compressed frames. The left alternative scrambling code corresponding to scrambling code k is scrambling code number k+8192, while the right alternative scrambling code corresponding to scrambling code k is scrambling code number k+16384. The alternative scrambling codes can be used for compressed frames. In this case, the left alternative scrambling code is used if n < SF/2 and the right alternative scrambling code is used if n < SF/2, where $c_{ch,SF,n}$ is the channelization code used for non-compressed frames. The usage of alternative scrambling code for compressed frames is signalled by higher layers for each physical channel respectively.

The set of primary scrambling codes is further divided into 64 scrambling code groups, each consisting of 8 primary scrambling codes. The j:th scrambling code group consists of primary scrambling codes 16*8*j+16*k, where j=0..63 and k=0..7.

Each cell is allocated one and only one primary scrambling code. The primary CCPCH and primary CPICH are always transmitted using the primary scrambling code. The other downlink physical channels can be transmitted with either the primary scrambling code or a secondary scrambling code from the set associated with the primary scrambling code of the cell.

The mixture of primary scrambling code and secondary scrambling code for one CCTrCH is allowable.

The scrambling code sequences are constructed by combining two real sequences into a complex sequence. Each of the two real sequences are constructed as the position wise modulo 2 sum of 38400 chip segments of two binary m-sequences generated by means of two generator polynomials of degree 18. The resulting sequences thus constitute segments of a set of Gold sequences. The scrambling codes are repeated for every 10 ms radio frame. Let x and y be the two sequences respectively. The x sequence is constructed using the primitive (over GF(2)) polynomial $1+X^7+X^{18}$. The y sequence is constructed using the polynomial $1+X^5+X^{7}+X^{10}+X^{18}$.

The sequence depending on the chosen scrambling code number n is denoted z_n , in the sequel. Furthermore, let x(i), y(i) and $z_n(i)$ denote the i:th symbol of the sequence x, y, and z_n , respectively

The *m*-sequences *x* and *y* are constructed as:

Initial conditions:

Recursive definition of subsequent symbols:

$$x(i+18) = x(i+7) + x(i) \text{ modulo } 2, i=0,...,2^{18}-20,$$

 $y(i+18) = y(i+10)+y(i+7)+y(i+5)+y(i) \text{ modulo } 2, i=0,..., 2^{18}-20.$

The n:th Gold code sequence z_n , $n=0,1,2,...,2^{18}$ -2, is then defined as

$$z_n(i) = x((i+n) \text{ modulo } (2^{18} - 1) + y(i) \text{ modulo } 2, i=0,..., 2^{18}-2.$$

These binary sequences are converted to real valued sequences Z_n by the following transformation:

$$Z_n(i) = \begin{cases} +1 & \text{if } z_n(i) = 0 \\ -1 & \text{if } z_n(i) = 1 \end{cases} \quad \text{for} \quad i = 0, 1, \dots, 2^{18} - 2.$$

Finally, the n:th complex scrambling code sequence $S_{dl,n}$ is defined as:

$$S_{dl,n}(i) = Z_n(i) + j Z_n((i+131072) \text{ modulo } (2^{18}-1)), i=0,1,...,38399.$$

Note that the pattern from phase 0 up to the phase of 38399 is repeated.




Figure 10: Configuration of downlink scrambling code generator

5.2.3 Synchronisation codes

5.2.3.1 Code generation

The primary synchronisation code (PSC), C_{psc} is constructed as a so-called generalised hierarchical Golay sequence. The PSC is furthermore chosen to have good aperiodic auto correlation properties.

Define

$$a = \langle x_1, x_2, x_3, ..., x_{16} \rangle = \langle 1, 1, 1, 1, 1, 1, -1, -1, 1, -1, 1, -1, 1, -1, 1, -1, 1 \rangle$$

The PSC is generated by repeating the sequence a modulated by a Golay complementary sequence, and creating a complex-valued sequence with identical real and imaginary components. The PSC C_{psc} is defined as

$$C_{psc} = (1 + j) \times \langle a, a, a, -a, -a, a, -a, -a, a, a, -a, a, -a, a, -a, a, a \rangle$$

where the leftmost chip in the sequence corresponds to the chip transmitted first in time

The 16 secondary synchronization codes (SSCs), $\{C_{ssc,1},...,C_{ssc,16}\}$, are complex-valued with identical real and imaginary components, and are constructed from position wise multiplication of a Hadamard sequence and a sequence z, defined as

$$b = \langle x_1, x_2, x_3, x_4, x_5, x_6, x_7, x_8, -x_9, -x_{10}, -x_{11}, -x_{12}, -x_{13}, -x_{14}, -x_{15}, -x_{16} \rangle$$
.

The Hadamard sequences are obtained as the rows in a matrix H_8 constructed recursively by:

$$H_{0} = (1)$$

$$H_{k} = \begin{pmatrix} H_{k-1} & H_{k-1} \\ H_{k-1} & -H_{k-1} \end{pmatrix} \quad k \ge 1$$

The rows are numbered from the top starting with row θ (the all ones sequence).

Denote the *n*:th Hadamard sequence as a row of H_8 numbered from the top, n = 0, 1, 2, ..., 255, in the sequel.

Furthermore, let $h_n(i)$ and z(i) denote the *i*:th symbol of the sequence h_n and z, respectively where i = 0, 1, 2, ..., 255 and i = 0 corresponds to the leftmost symbol.

The k:th SSC, $C_{ssc,k}$, k = 1, 2, 3, ..., 16 is then defined as

$$C_{\text{ssc.k}} = (1+j) \times \langle h_m(0) \times z(0), h_m(1) \times z(1), h_m(2) \times z(2), \dots, h_m(255) \times z(255) \rangle$$

where $m = 16 \times (k-1)$ and the leftmost chip in the sequence corresponds to the chip transmitted first in time.

5.2.3.2 Code allocation of SSC

The 64 secondary SCH sequences are constructed such that their cyclic-shifts are unique, i.e., a non-zero cyclic shift less than 15 of any of the 64 sequences is not equivalent to some cyclic shift of any other of the 64 sequences. Also, a non-zero cyclic shift less than 15 of any of the sequences is not equivalent to itself with any other cyclic shift less than 15. Table 4 describes the sequences of SSCs used to encode the 64 different scrambling code groups. The entries in table 4 denote what SSC to use in the different slots for the different scrambling code groups, e.g. the entry "7" means that SSC C_{ssc,7} shall be used for the corresponding scrambling code group and slot.

Table 4: Allocation of SSCs for secondary SCH.

Scrambling							slo	num	ber						
Code Group	#0	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	#13	#14
Group 1	1	1	2	8	9	10	15	8	10	16	2	7	15	7	16
Group 2	1	1	5	16	7	3	14	16	3	10	5	12	14	12	10
Group 3	1	2	1	15	5	5	12	16	6	11	2	16	11	15	12
Group 4	1	2	3	1	8	6	5	2	5	8	4	4	6	3	7
Group 5	1	2	16	6	6	11	15	5	12	1	15	12	16	11	2
Group 6	1	3	4	7	4	1	5	5	3	6	2	8	7	6	8
Group 7	1	4	11	3	4	10	9	2	11	2	10	12	12	9	3
Group 8	1	5	6	6	14	9	10	2	13	9	2	5	14	1	13
Group 9	1	6	10	10	4	11	7	13	16	11	13	6	4	1	16
Group 10	1	6	13	2	14	2	6	5	5	13	10	9	1	14	10
Group 11	1	7	8	5	7	2	4	3	8	3	2	6	6	4	5
Group 12	1	7	10	9	16	7	9	15	1	8	16	8	15	2	2
Group 13	1	8	12	9	9	4	13	16	5	1	13	5	12	4	8
Group 14	1	8	14	10	14	1	15	15	8	5	11	4	10	5	4
Group 15	1	9	2	15	15	16	10	7	8	1	10	8	2	16	9
Group 16	1	9	15	6	16	2	13	14	10	11	7	4	5	12	3
Group 17	1	10	9	11	15	7	6	4	16	5	2	12	13	3	14
Group 18	1	11	14	4	13	2	9	10	12	16	8	5	3	15	6
Group 19	1	12	12	13	14	7	2	8	14	2	1	13	11	8	11
Group 20	1	12	15	5	4	14	3	16	7	8	6	2	10	11	13
Group 21	1	15	4	3	7	6	10	13	12	5	14	16	8	2	11
Group 22	1	16	3	12	11	9	13	5	8	2	14	7	4	10	15
Group 23	2	2	5	10	16	11	3	10	11	8	5	13	3	13	8
Group 24	2	2	12	3	15	5	8	3	5	14	12	9	8	9	14
Group 25	2	3	6	16	12	16	3	13	13	6	7	9	2	12	7
Group 26	2	3	8	2	9	15	14	3	14	9	5	5	15	8	12
Group 27	2	4	7	9	5	4	9	11	2	14	5	14	11	16	16
Group 28	2	4	13	12	12	7	15	10	5	2	15	5	13	7	4
Group 29	2	5	9	9	3	12	8	14	15	12	14	5	3	2	15
Group 30	2	5	11	7	2	11	9	4	16	7	16	9	14	14	4
Group 31	2	6	2	13	3	3	12	9	7	16	6	9	16	13	12
Group 32	2	6	9	7	7	16	13	3	12	2	13	12	9	16	6
Group 33	2	7	12	15	2	12	4	10	13	15	13	4	5	5	10
Group 34	2	7	14	16	5	9	2	9	16	11	11	5	7	4	14
Group 35	2	8	5	12	5	2	14	14	8	15	3	9	12	15	9
Group 36	2	9	13	4	2	13	8	11	6	4	6	8	15	15	11
Group 37	2	10	3	2	13	16	8	10	8	13	11	11	16	3	5
Group 38	2	11	15	3	11	6	14	10	15	10	6	7	7	14	3
Group 39	2	16	4	5	16	14	7	11	4	11	14	9	9	7	5
Group 39 Group 40	3	3	4	6	11	12	13	6	12	14	4	5	13	5	14
Group 40	3	3		5		9	15	5	9	10	6	4	15	4	
Group 41 Group 42	3	4	6 5	14	16 4	6	12	13	5	13	6	11	11	12	10 14
Group 42 Group 43	3	4	9	16	10	4	16	15	3	5	10	5	15	6	6
Group 43 Group 44	3	4	16	10	5	10	4	9	9	16	15	6	3	5	15
					14						14				
Group 45	3	5	12	11		5	11	13	3	6		6	13	4	4
Group 46	3	6	4	10	6	5	9	15	4	15	5	16	16	9	10
Group 47	3	7	8	8	16	11	12	4	15	11	4	7	16	3	15
Group 48	3	7	16	11	4	15	3	15	11	12	12	4	7	8	16
Group 49	3	8	7	15	4	8	15	12	3	16	4	16	12	11	11
Group 50	3	8	15	4	16	4	8	7	7	15	12	11	3	16	12

Scrambling							slo	t num	ber						
Code Group	#0	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	#13	#14
Group 51	3	10	10	15	16	5	4	6	16	4	3	15	9	6	9
Group 52	3	13	11	5	4	12	4	11	6	6	5	3	14	13	12
Group 53	3	14	7	9	14	10	13	8	7	8	10	4	4	13	9
Group 54	5	5	8	14	16	13	6	14	13	7	8	15	6	15	7
Group 55	5	6	11	7	10	8	5	8	7	12	12	10	6	9	11
Group 56	5	6	13	8	13	5	7	7	6	16	14	15	8	16	15
Group 57	5	7	9	10	7	11	6	12	9	12	11	8	8	6	10
Group 58	5	9	6	8	10	9	8	12	5	11	10	11	12	7	7
Group 59	5	10	10	12	8	11	9	7	8	9	5	12	6	7	6
Group 60	5	10	12	6	5	12	8	9	7	6	7	8	11	11	9
Group 61	5	13	15	15	14	8	6	7	16	8	7	13	14	5	16
Group 62	9	10	13	10	11	15	15	9	16	12	14	13	16	14	11
Group 63	9	11	12	15	12	9	13	13	11	14	10	16	15	14	16
Group 64	9	12	10	15	13	14	9	14	15	11	11	13	12	16	10

5.3 Modulation

5.3.1 Modulating chip rate

The modulating chip rate is 3.84 Mcps.

5.3.2 Modulation

In the downlink, the complex-valued chip sequence generated by the spreading process is QPSK modulated as shown in Figure 11 below.




Figure 11: Downlink modulation.

The pulse-shaping characteristics are described in [4].

Annex A (informative): Generalised Hierarchical Golay Sequences

A.1 Alternative generation

The generalised hierarchical Golay sequences for the PSC described in 5.2.3.1 may be also viewed as generated (in real valued representation) by the following methods:

Method 1.

The sequence y is constructed from two constituent sequences x_1 and x_2 of length n_1 and n_2 respectively using the following formula:

$$y(i) = x_2(i \text{ mod } n_2) * x_1(i \text{ div } n_2), i = 0 \dots (n_1 * n_2) - 1$$

The constituent sequences x_1 and x_2 are chosen to be the following length 16 (i.e. $n_1 = n_2 = 16$) sequences:

- x_1 is defined to be the length 16 (N⁽¹⁾=4) Golay complementary sequence obtained by the delay matrix D⁽¹⁾ = [8, 4, 1,2] and weight matrix W⁽¹⁾ = [1, -1, 1,1].
- x₂ is a generalised hierarchical sequence using the following formula, selecting s=2 and using the two Golay complementary sequences x₃ and x₄ as constituent sequences. The length of the sequence x₃ and x₄ is called n₃ respectively n₄.

$$x_2(i) = x_4(i \mod s + s*(i \operatorname{div} sn_3)) * x_3((i \operatorname{div} s) \mod n_3), i = 0 \dots (n_3*n_4) - 1$$

 x_3 and x_4 are defined to be identical and the length 4 ($N^{(3)} = N^{(4)} = 2$) Golay complementary sequence obtained by the delay matrix $D^{(3)} = D^{(4)} = [1, 2]$ and weight matrix $W^{(3)} = W^{(4)} = [1, 1]$.

The Golay complementary sequences x_1, x_3 and x_4 are defined using the following recursive relation:

$$a_0(k) = \delta(k) \text{ and } b_0(k) = \delta(k)$$

$$a_n(k) = a_{n-1}(k) + W^{(j)}{}_n \cdot b_{n-1}(k - D^{(j)}{}_n) ,$$

$$b_n(k) = a_{n-1}(k) - W^{(j)}{}_n \cdot b_{n-1}(k - D^{(j)}{}_n) ,$$

$$k = 0, 1, 2, ..., 2**N^{(j)} -1,$$

$$n = 1, 2, ..., N^{(j)}.$$

The wanted Golay complementary sequence x_j is defined by a_n assuming $n=N^{(j)}$. The Kronecker delta function is described by δ , k,j and n are integers.

Method 2

The sequence y can be viewed as a pruned Golay complementary sequence and generated using the following parameters which apply to the generator equations for a and b above:

(a) Let
$$j = 0$$
, $N^{(0)} = 8$
(b) $[D_1^0, D_2^0, D_3^0, D_4^0, D_5^0, D_6^0, D_7^0, D_8^0] = [128, 64, 16, 32, 8, 1, 4, 2]$
(c) $[W_1^0, W_2^0, W_3^0, W_4^0, W_5^0, W_6^0, W_7^0, W_8^0] = [1, -1, 1, 1, 1, 1, 1, 1]$

(d) For
$$n = 4$$
, 6, set $b_4(k) = a_4(k)$, $b_6(k) = a_6(k)$.

Annex B (informative): Change history

Change history									
TSG RAN#	Version	CR	Tdoc RAN	New Version	Subject/Comment				
RAN_05	-	-	RP-99589	3.0.0	Approved at TSG RAN #5 and placed under Change Control				
RAN_06	3.0.0	005	RP-99682	3.1.0	Harmonization of notations for downlink scrambling codes				
RAN_06	3.0.0	006	RP-99683	3.1.0	Update of downlink spreading description				
RAN_06	3.0.0	007	RP-99682	3.1.0	Update of TS 25.213 uplink parts				
RAN_06	3.0.0	800	RP-99683	3.1.0	Updated modulation description				
RAN_06	3.0.0	009	RP-99683	3.1.0	Restriction for spreading factor 512 allocation in the UTRA FDD Downlink				
RAN_06	3.0.0	011	RP-99683	3.1.0	CPCH codes in power control preamble				
RAN_06	3.0.0	012	RP-99683	3.1.0	Support of short codes for CPCH				
RAN_06	3.0.0	014	RP-99682	3.1.0	Editorial Change				
RAN_06	3.0.0	016	RP-99683	3.1.0	Channelization Code Allocation for USTS				
RAN_06	3.0.0	017	RP-99683	3.1.0	Correction (Editorial Change)				
RAN_06	3.0.0	019	RP-99683	3.1.0	Correction to code allocation for compressed mode				
=	3.1.0	-	-	3.1.1	Change history was added by the editor				

History

	Document history								
V3.1.1	January 2000	Publication							