
ETSITS 101 524 V1.3.1 (2005-02)

Technical Specification

Transmission and Multiplexing (TM);
Access transmission system on metallic access cables;
Symmetric single pair high bitrate
Digital Subscriber Line (SDSL)



Reference

RTS/TM-06032

Keywords

access, adaption, basic, coding, digital, HDSL, IP, ISDN, local loop, PSTN, rate, SDSL, subscriber, transmission, xDSL

ETSI

650 Route des Lucioles F-06921 Sophia Antipolis Cedex - FRANCE

Tel.: +33 4 92 94 42 00 Fax: +33 4 93 65 47 16

Siret N° 348 623 562 00017 - NAF 742 C Association à but non lucratif enregistrée à la Sous-Préfecture de Grasse (06) N° 7803/88

Important notice

Individual copies of the present document can be downloaded from: <u>http://www.etsi.org</u>

The present document may be made available in more than one electronic version or in print. In any case of existing or perceived difference in contents between such versions, the reference version is the Portable Document Format (PDF). In case of dispute, the reference shall be the printing on ETSI printers of the PDF version kept on a specific network drive within ETSI Secretariat.

Users of the present document should be aware that the document may be subject to revision or change of status.

Information on the current status of this and other ETSI documents is available at

http://portal.etsi.org/tb/status/status.asp

If you find errors in the present document, please send your comment to one of the following services: http://portal.etsi.org/chaircor/ETSI_support.asp

Copyright Notification

No part may be reproduced except as authorized by written permission. The copyright and the foregoing restriction extend to reproduction in all media.

© European Telecommunications Standards Institute 2005.
All rights reserved.

DECTTM, **PLUGTESTS**TM and **UMTS**TM are Trade Marks of ETSI registered for the benefit of its Members. **TIPHON**TM and the **TIPHON logo** are Trade Marks currently being registered by ETSI for the benefit of its Members. **3GPP**TM is a Trade Mark of ETSI registered for the benefit of its Members and of the 3GPP Organizational Partners.

Contents

Intelle	ectual Property Rights	11
Forew	word	11
1	Scope	12
2	References	12
3	Definitions and abbreviations	14
3.1	Definitions	14
3.2	Abbreviations	14
4	Reference configuration	16
4.1	Physical reference configuration	16
4.2	PMS-TC and TPS-TC layers	18
5	Functions	
5.1	Transparent transport of SDSL frames	18
5.2	Stuffing and destuffing	18
5.3	Transmission error detection	18
5.4	Error reporting	18
5.5	Failure detection	18
5.6	Failure reporting	18
5.7	Bit timing	19
5.8	Frame alignment	19
5.9	Power Back-Off (PBO)	19
5.10	Transceiver start-up control	19
5.11	Loopback control and co-ordination	19
5.12	Synchronization of SDSL transceivers	19
5.13	Remote power feeding	19
5.14	Wetting current	19
6	Transmission medium	19
6.1	Description	19
6.2	Physical characteristics of a Digital Local Line (DLL)	
6.3	Electrical characteristics of a Digital Local Line (DLL)	
6.3.1	Principal transmission characteristics	
6.3.2	Crosstalk characteristics	
6.3.3	Unbalance about earth	
6.3.4	Impulse noise	
6.3.5	Micro interruptions	
6.4	Minimum Digital Local Line (DLL) requirements for SDSL applications	
7	Frame structure and bit rates	21
7.1	Data mode frame structure	21
7.1.1	Introduction	21
7.1.2	General structure of SDSL frames	
7.1.3	Frame structures for synchronous and plesiochronous transmission	
7.1.4	Determination of bit rates and payload block structure	
7.1.4.1		
7.1.4.2	2 M-pair mode	24
7.1.5	Frame bit assignments	25
7.1.6	Scrambling method	
7.1.7	Differential delay buffer	
7.2	Activation mode frame structure	
7.2.1	Activation framer	
7.2.1.1		
7.2.1.2	•	
7.2.1.3		
7.2.1.4		

7.2.1.5		
7.2.1.6		
8	Clock architecture	
8.1	Tolerance of the line symbol rate	
8.2	Reference clock architecture	
8.3	Definitions of clock sources	
8.3.1	Transmit symbol clock	
8.3.2	Local oscillator	
8.3.3 8.3.4	Network reference clock	
8.3.5	Receive symbol clock	
8.3.6		
8.4	Synchronization to clock sources	
	·	
9	PMD Layer functional characteristics	
9.1	Activation	
9.1.1	Activation PMD reference model	
9.1.2	1	
9.1.2.1 9.1.2.2		
9.1.2.2 9.1.2.3	e ·	
9.1.2.4	· · · · · · · · · · · · · · · · · · ·	
9.1.2.5		
9.1.2.	<i>C</i> 1	
9.1.2.		
9.1.2.8		
9.1.2.9	1	
9.1.3		
9.1.4		
9.1.5	Mapper	38
9.1.6	Spectral shaper	38
9.1.7	Timeouts	
9.2	PMD preactivation sequence	
9.2.1	PMD preactivation reference model	
9.2.2		
9.2.2.		
9.2.2.2		
9.2.3		
9.2.4	**	
9.2.5	Spectral shaper	
9.2.6	Power Back-Off	
9.2.7	6 6	
9.3 9.3.1	Data mode Data mode PMD reference model	
9.3.1 9.3.1.1		
9.3.1.1 9.3.2	Scrambler	
9.3.3	UC-PAM encoder	
9.3.3.1		
9.3.3.2	*	
9.3.3.3		
9.3.4	Channel precoder	
9.3.5	Spectral shaper	46
9.4	PSD masks	46
9.4.1	Symmetric PSD masks	
9.4.2	Asymmetric 2 048 kbit/s and 2 304 kbit/s PSD masks	50
10	Operation and maintenance	53
10.1	Management reference model	
10.2	SDSL primitives and failures	
10.2.1		
10.2.2		
10.2.3		

10.2.4	SEGment Defect (SEGD)	
10.2.5	Loop Attenuation Defect	
10.2.6	SNR Margin Defect	
10.2.7	LOss of Sync Word Failure (LOSW failure)	
10.2.8	Loss of local power	
10.2.9	Loss Of Signal (LOS)	
10.3	SDSL line related performance parameters	
10.3.1	Code Violation (CV)	
10.3.2	Errored Second (ES)	
10.3.3	Severely Errored Second (SES)	55
10.3.4	LOSW Second (LOSWS)	55
10.3.5	UnAvailable Second (UAS)	56
10.3.6	Inhibiting rules	56
10.4	Performance data storage	56
10.5	SDSL embedded operations channel (eoc)	56
10.5.1	eoc management reference model	
10.5.2	eoc overview and reference model	57
10.5.3	eoc start-up	57
10.5.4	Remote management access	59
10.5.5	eoc transport	60
10.5.5.1	eoc data format	60
10.5.5.2	eoc frame format	
10.5.5.3	Data transparency	
10.5.5.4	Frame Check Sequence	
10.5.5.5	Unit addresses	
10.5.5.6	Message IDs	
10.5.5.7	Message contents	
10.5.5.7.1	, e	
10.5.5.7.2	· · · · · · · · · · · · · · · · · · ·	
10.5.5.7.3		
10.5.5.7.4	· · ·	
10.5.5.7.5	· · · · · · · · · · · · · · · · · · ·	
10.5.5.7.6		
10.5.5.7.7		
10.5.5.7.8		
10.5.5.7.9		
10.5.5.7.1		
10.5.5.7.1		
10.5.5.7.1		
10.5.5.7.1	1	
10.5.5.7.1		
10.5.5.7.1		
10.5.5.7.1		
10.5.5.7.1		
10.5.5.7.1		
10.5.5.7.1		
10.5.5.7.2		
10.5.5.7.2		
10.5.5.7.2		
10.5.5.7.2		72 72
10.5.5.7.2		
10.5.5.7.2		
10.5.5.7.2 10.5.5.7.2		
10.5.5.7.2 10.5.6	Examples of Virtual Terminal Control Functions	
	•	
11 El	lectrical characteristics of a SDSL transceiver	74
11.1	General	
11.2	Transmitter/Receiver impedance and return loss	
11.3	Unbalance about earth	
11.3.1	Longitudinal conversion loss	
11.3.2	Longitudinal output voltage	
11.4	Signal transfer delay	

	Laboratory performance measurements	
12.1	General	
12.2	Test procedure	77
12.2.1	Test set-up definition	77
12.2.2	Signal and noise level definitions	
12.2.3	Noise injection network	
12.2.3.	J	
12.2.3.	\mathbf{J}	
12.2.4	Noise levels calibration	
12.2.4.		
12.2.4.		
12.3	Performance test procedure	
12.4	Testloops	
12.4.1	Functional description	
12.4.2	Testloop topology	
12.4.3	Testloop length	
12.4.4	Test Loop Measurement Accuracy	
12.5	Impairment generator	
12.5.1	Functional description	
12.5.2	Cable crosstalk models	
12.5.3	Individual impairment generators	
12.5.3.		
12.5.3.		
12.5.3.		
12.5.3.		
12.5.3 12.5.3.		
12.5.3.' 12.5.3.'		
12.5.3. 12.5.4	Profiles of the individual impairment generators	
12.5.4 12.5.4.	· · ·	
12.5.4.	1 1	
12.5.4.	<u>.</u>	
12.5.4.	1	
12.5.4.	•	
12.6	Measurement of noise margin	
12.6.1	Measurement of crosstalk noise margin	
12.6.2	Measurement of impulse noise susceptibility	
12.7	Micro interruptions	
12	Danier fooding	07
	Power feeding	
13.1 13.2	General	
13.2	Power feeding of the interface for narrowband services	
13.4	Feeding power from the LTU	
13.5	Power available at the NTU	
13.5.1	Static requirements	
13.5.2	Dynamic requirements	
13.5.3	Reset of NTU	
13.6	DC and low frequency AC termination of NTU	
13.7	Wetting Current	
13.7.1	Wetting current implementation in coexistence with remote power feeding	
13.7.1.		
13.7.1.		
13.7.2	Wetting current implementation in absence of remote power feeding	
13.7.2.		
13.7.2.		
1 /	-	
	Environmental requirements	
14.1 14.2	Climatic conditions	
14.2 14.3	Safety Over-voltage protection	
14.3 14.4	Electromagnetic compatibility	
4 1. T	Dioen oning netic computating	

Anne	ex A (normative):	Application specific TPS-TC	102
A.1	TPS-TC for clear ch	annel data	102
A.2	TPS-TC for clear ch	annel byte-oriented data	102
A.3		an 2 048 kbit/s digital unstructured leased line (D2048U)	
A.4		ned European 2 048 kbit/s Digital Structured Leased Line (D2048S)	
	_	-	
A.5	_	European 2 048 kbit/s digital structured leased line (D2048S) and fractional.	
A.6		onous ISDN BA	
A.6.1		SL frames	
A.6.2		B- and D-channels on SDSL payload channels	
A.6.3		ne service	
A.6.4			
A.6.5 A.6.5.		s signallings of ISDN B- and D ₁₆ -channels (eoc signalling)	
		10	
A.6.5.		ions of ISDN B- and D ₁₆ -channels (EOC signalling) in M-pair mode	
A.6.6	ISDN BA with the	optional fast signalling channel	114
A.6.6.	1 Time slot positions	s of ISDN B- and D ₁₆ -channels in one-pair mode	114
A.6.6.	2 Time Slot Posi	tions of ISDN B- and D ₁₆ -channels (fast signalling) in M-pair mode	115
A.6.7		e SDSL eoc or the fast signalling channel	
A.6.7.		sages	
A.6.7.		codes	
A.6.7.	_	oc messages	
A.6.7.		rol	
A.6.7.		ceiver status	
A.6.7.		tion reset	
A.6.7.		1 messages	
A.6.7.		ctivation sequence charts	
A.6.7.		tables	
. 7			
A.7		- DOTTO I DE LO DOTTO DE LO DELO DE LO DELO DELO DELO DELO D	
A.7.1		t/s POTS channels onto the SDSL frame	
A.7.2		feline service	
A.7.3		1 71.	
A.7.3.		nnel over Z-bit	
A.7.3.		nnel over a B-channel	
A.8		SDSL	
A.8.1		or ATM transport	
A.8.2			
A.8.3		r functionality	
A.8.3.		on	
A.8.3.		Control (HEC) generation	
A.8.3.		on	
A.8.3.	- I - J	rambling/de-scrambling	
A.8.3.		1	
A.8.3.	<u> </u>	ering and data rates	
A.8.3.	1	le	
A.8.3.		le	
A.8.3.		functionality (informative)	
A.8.4		intenance	
A.8.4.	-	related near-end anomalies	
A.8.4.	1	related near-end defects	
A.8.4.	1	related far-end anomalies	
A.8.4.	1	related far-end defects	
A.8.4.		protocol performance information collection	
A.8.4.	1	rformance parameters	
A.8.4.		l Status Request Message Format - Message ID 17	
A.8.4.	δ EUC ATM Cel	1 Status Information Message Format - Message ID 145	134

22 Bearer channel allocation	A.9.3 Dual bearer cloar blaemer clock synchronization 136 A.9.3 Dual bearer lock synchronization 136 A.9.4 Dual bearer mode types 137 A.10.1 Signalling channel 137 A.10.2 Mapping of 64 kbit's payload channels 138 A.10.3 Signalling and port control 138 A.10.4 Protocol architecture for LAPVS enveloped POTS and ISDN 138 A.10.5.1 System procedures 139 A.10.5.1 Preconditions 139 A.10.5.1 Preconditions 139 A.10.5.2 System restart 140 A.10.5.1 Preconditions 139 A.10.5.2 System restart 140 A.10.6 Nsig, Npots, and Nisdn 140 A.11.1 Message structure 141 A.11.2 Message structure 141 A.11.3 Erop rotection 142 A.11.4 DRR control channel 143 A.11.5 Lead time 143 A.11.6 The DRR pro	A.9 Dual bearer TPS-TC mode for SDSL	
33 Dual bearer clock synchronization 136 4 Dual bearer mode types 137 4 Dual bearer mode types 137 10 TPS-TC for LAPV5 enveloped POTS or ISDN 137 11 Signalling channel 137 12 Mapping of 64 kbit's payload channels 138 13 Signalling and port control 138 13 Signalling and port control 138 14 Protocol architecture for LAPV5 enveloped POTS and ISDN 138 15 System procedures 139 15 System procedures 139 15 System procedure 139 15 System procedure 139 15 System startup 139 15 System restart 140 16 Sig, Npots, and Nisch 140 16 Sig, Npots, and Nisch 140 11 Dynamic Rate Repartitioning (DRR) 141 12 Message structure 141 13 Error protection 142 14 DRR control channel 143 15 Lead time 143 16 The DRR protocol - finite state machine description 143 17 DRR master state machine 147 18 DRR slave state machine 147 19 Result of DRR procedure 149 10 Payload sub-block ordering with DRR 150 21 Packet transfer mode (PTM) 151 22 Transport of PTM data 151 23 γ-Interface 152 24 Pack encapsulation using HDLC frames 153 25 Packet transfer mode (PTM) 151 25 System structure 150 26 Packet transport of PTM data 151 27 Packet transport of PTM data 151 28 System structure 152 25 Packet transport of PTM data 151 25 System structure 152 26 Packet transport of PTM data 151 27 Packet transport of PTM data 151 28 Packet transport of PTM data 151 29 Packet transport of PTM data 151 21 Packet transport of PTM data 151 25 System structure 152 25 Packet encapsulation using HDLC frames 153 25 System structure 152 25 Packet encapsulation using HDLC frames 153 25 System structure 154 25 Packet encapsulation using HDLC frames 156 25 System structure 157 25 Pack	A.9.4 Dual bearer lock synchronization 136 A.9.4 Dual bearer mode types 137 A.10 TPS-TC for LAPV5 enveloped POTS or ISDN 137 A.10.1 Signalling channel 137 A.10.2 Mapping of 64 kbit/s payload channels 138 A.10.3 Signalling and port control 138 A.10.5 System procedures 139 A.10.5 System procedures 139 A.10.5.1 Preconditions 139 A.10.5.1.1 Preconditions 139 A.10.5.1.2 Normal procedure in case of failure in system startup 140 A.10.6 Nsig, Npots, and Nisdn 140 A.11 Dynamic Rate Repartitioning (DRR) 141 A.11.1 Message structure 141 A.11.1 Message flow for DRR 142 A.11.3 Error protection 142 A.11.4 DR Resage flow for DRR 143 A.11.5 Lead time 143 A.11.6 The DRR protecol - finite state machine description 143 A.11.5 Lead time 143 A.1	A.9.1 Dual bearer mode framing	135
10 TPS-TC for LAPVS enveloped POTS or ISDN 137 10 TPS-TC for LAPVS enveloped POTS or ISDN 137 11 Signalling channel 137 12 Mapping of 64 kbit's payload channels 138 13 Signalling and port control 138 14 Protocol architecture for LAPVS enveloped POTS and ISDN 138 15 System procedures 139 15 System procedures 139 15 System procedure 139 15.1 System startup 139 15.1.1 Preconditions 130 15.1.2 Exceptional procedures in case of failure in system startup 140 16.5 Nsig Npots, and Nisdn 140 17 System restart 140 18 System restart 140 19 Nanamic Rate Repartitioning (DRR) 141 11 Message structure 141 12 Message flow for DRR 142 13 Error protection 142 14 DRR control channel 143 15 Lead time 143 16 The DRR protocol - finite state machine description 143 17 DRR master state machine 145 18 RR slut of DRR procedure 149 19 Result of DRR procedure 149 10 Payload sub-block ordering with DRR 150 12 Packet transfer mode (PTM) 151 2.1 Functional model for packet transport 151 2.2 Transport of PTM data 152 2.3 Jonate flow 153 2.3 Control flow 153 2.3 Jonate flow 153 2.3 Frame structure 154 2.3 Frame structure 154 2.3 Frame structure 155 2.3 Frame structure 154 2.3 Frame structure 155 2.3 Frame structure 156 2.3. Frame structure 157 2.3. Frame structure 158 2.3. Frame structure 158 2.3. Frame structure 158 2.3. Frame check-sequence 158 2.3. Frame check-sequence 157 2.3. Frame check sequence 158 2.3. Frame check sequence 158 2.3. Spirler flow 157 2.3. Spirler flow 157 2.3. Spirler flow 157 3.4 Not Tributary Unit (Group 158 3.5 DSJ Clock 166 3.5 DSJ Clock 167 3.5 DSJ Clock 167 3.5 DSJ Clock 167 3.5 DSJ Clock 167 3.	A.9.4 Dual bearer mode types		
10 TPS-TC for LAPV5 enveloped POTS or ISDN 137	A.10 TPS-TC for LAPV5 enveloped POTS or ISDN	A.9.3 Dual bearer clock synchronization	136
0.1 Signalling channel 137 2 Mapping of 64 kibi's payload channels 138 0.3 Signalling and port control 138 0.4 Protocol architecture for LARVS enveloped POTS and ISDN 138 0.5 System procedures 139 0.5.1.1 System startup 139 0.5.1.2 Normal procedure 139 0.5.1.2 Normal procedures in case of failure in system startup 140 0.5.2 System restart 140 0.6 Nsig, Npots, and Nisdn 140 0.6 Nsig, Npots, and Nisdn 140 1.1 Message structure 141 1.2 Message flow for DRR 142 1.3 Error protection 142 1.4 DRR control channel 143 1.6 The DRR protocol - finite state machine description 143 1.6 The DRR protocol - finite state machine description 143 1.8 DRR slave state machine 144 1.9 Result of DRR procedure in with DRR 150 2 Packet transfer mode (PTM) 151 2.1 Functional model for packet transport 150 2.1 Tangort of PTM data 151 2.2 Transport of PTM data 152 2.3.1 Data flow 152	A.10.1 Signalling channel 137 A.10.2 Amping of 64 kbivis payload channels 138 A.10.3 Signalling and port control 138 A.10.4 Protocol architecture for LAPVS enveloped POTS and ISDN 138 A.10.5 System procedures 139 A.10.5.1 Preconditions 139 A.10.5.1.2 Normal procedure 139 A.10.5.1.2 Normal procedure in case of failure in system startup 140 A.10.5.2 System restart 140 A.10.6 Nsig, Phots, and Nisdn 140 A.11.0 Namine Rate Repartitioning (DRR) 141 A.11.1 Message structure 141 A.11.2 Message flow for DRR 142 A.11.3 Error protection 142 A.11.4 DRR control channel 143 A.11.5 Lead time 143 A.11.6 The DRR protocol - finite state machine description 143 A.11.8 DRR salve state machine 144 A.11.1 DRR master state machine 145 A.11.1 DRR master state machine 154 <	A.9.4 Dual bearer mode types	137
0.1 Signalling channel 137 2 Mapping of 64 kibi's payload channels 138 0.3 Signalling and port control 138 0.4 Protocol architecture for LARVS enveloped POTS and ISDN 138 0.5 System procedures 139 0.5.1.1 System startup 139 0.5.1.2 Normal procedure 139 0.5.1.2 Normal procedures in case of failure in system startup 140 0.5.2 System restart 140 0.6 Nsig, Npots, and Nisdn 140 0.6 Nsig, Npots, and Nisdn 140 1.1 Message structure 141 1.2 Message flow for DRR 142 1.3 Error protection 142 1.4 DRR control channel 143 1.6 The DRR protocol - finite state machine description 143 1.6 The DRR protocol - finite state machine description 143 1.8 DRR slave state machine 144 1.9 Result of DRR procedure in with DRR 150 2 Packet transfer mode (PTM) 151 2.1 Functional model for packet transport 150 2.1 Tangort of PTM data 151 2.2 Transport of PTM data 152 2.3.1 Data flow 152	A.10.1 Signalling channel 137 A.10.2 Amping of 64 kbivis payload channels 138 A.10.3 Signalling and port control 138 A.10.4 Protocol architecture for LAPVS enveloped POTS and ISDN 138 A.10.5 System procedures 139 A.10.5.1 Preconditions 139 A.10.5.1.2 Normal procedure 139 A.10.5.1.2 Normal procedure in case of failure in system startup 140 A.10.5.2 System restart 140 A.10.6 Nsig, Phots, and Nisdn 140 A.11.0 Namine Rate Repartitioning (DRR) 141 A.11.1 Message structure 141 A.11.2 Message flow for DRR 142 A.11.3 Error protection 142 A.11.4 DRR control channel 143 A.11.5 Lead time 143 A.11.6 The DRR protocol - finite state machine description 143 A.11.8 DRR salve state machine 144 A.11.1 DRR master state machine 145 A.11.1 DRR master state machine 154 <	A 10 TPS-TC for LAPV5 enveloped POTS or ISDN	137
0.2 Mapping of 64 kbir's payload channels 138 0.3 Signalling and port control 138 0.4 Protocol architecture for LAPV5 enveloped POTS and ISDN 138 0.5 System procedures 139 0.5.1 System startup 139 0.5.1.1 Preconditions 139 0.5.1.2 Normal procedure 139 0.5.1.3 Exceptional procedures in case of failure in system startup 140 0.5.2 System restart 140 0.6 Nsig, Npots, and Nisdn 140 11 Dynamic Rate Repartitioning (DRR) 141 1.1 Message structure 141 1.2 Message flow for DRR 142 1.3 Error protection 142 1.4 DRR control channel 143 1.5 Lead time 143 1.6 The DRR protocol - finite state machine description 143 1.7 DRR master state machine 143 1.8 DRR slave state machine 147 1.9 Result of DRR procedure 149 1.10 Payload sub-block ordering with DRR 150 12 Packet transfer mode (PTM) 151 1.2 Functional model for packet transport. 151 2.1 Functional model for packet transport. <td< td=""><td> A.10.2 Mapping of 64 kbit/s payload channels </td><td></td><td></td></td<>	A.10.2 Mapping of 64 kbit/s payload channels		
0.3 Signalling and port control 138 0.4 Protocol architecture for LAPV5 enveloped POTS and ISDN 138 0.5 System protectures 139 0.5.1.1 System startup 139 0.5.1.2 Normal procedure 139 0.5.1.3 Exceptional procedures in case of failure in system startup 140 0.5.2 System restart 140 0.6 Nsig. Npots, and Nisdn. 140 1.0 Nsig. Npots, and Nisdn. 140 1.1 Dynamic Rate Repartitioning (DRR) 141 1.1 Message structure 141 1.2 Message flow for DRR 142 1.3 Error protection 142 1.4 DRR control channel 143 1.5 Lead time 143 1.6 The DRR protocol - finite state machine description 143 1.7 DRR master state machine 144 1.9 Result of DRR procedure 149 1.0 Payload sub-block ordering with DRR. 150 2.1 Parkage state machine 147 1.0 Pay	A.10.3 Signalling and port control 138 A.10.4 Protocol architecture for LAPV5 enveloped POTS and ISDN 138 A.10.5 System procedures 139 A.10.5.1 System startup 139 A.10.5.1 System startup 139 A.10.5.1.2 Normal procedure 139 A.10.5.1.2 Normal procedure 139 A.10.5.1.2 Normal procedure in case of failure in system startup 140 A.10.5.2 System restart 140 A.10.5.2 System restart 140 A.10.6 Nsig. Npots, and Nisdn 140 A.10.6 Nsig. Npots, and Nisdn 140 A.11.1 Message structure 141 A.11.1 Message structure 141 A.11.1 Message structure 141 A.11.2 Message flow for DRR 142 A.11.3 Error protection 142 A.11.4 DRR control channel 143 A.11.5 Lact dime 143 A.11.6 The DRR protocol - finite state machine description 143 A.11.6 The DRR protocol - finite state machine 143 A.11.8 DRR slave state machine 144 A.11.9 Result of DRR procedure 147 A.11.9 Result of DRR procedure 147 A.11.9 Result of DRR procedure 147 A.11.10 Payload sub-block ordering with DRR 150 A.12.1 Functional model for packet transport 151 A.12.1 Functional model for packet transport 152 A.12.2 Taraport of PTM data 151 A.12.3 ¬Interface 152 A.12.3 ¬Interface 153 A.12.3 ¬Interface 153 A.12.3 ¬Interface 154 A.12.3 ¬Interface 155 A.12.3 A.12.3 ¬Interface 156 A.12.3 A.12.3 ¬Interface 157 A.12.3 Taraport of PTM data 151 A.12.3		
0.4 Protocol architecture for LAPV5 enveloped POTS and ISDN 138 0.5 System procedures 139 0.5.1 System startup 139 0.5.1.2 Preconditions 139 0.5.1.3 Exceptional procedure in case of failure in system startup 140 0.5.2 System restart 140 0.6 Nisi, Potos, and Nisdn 140 11 Dynamic Rate Repartitioning (DRR) 141 1.1 Message structure 141 1.2 Message flow for DRR 142 1.3 Error protection 142 1.4 DRR control channel 143 1.5 Lead time 143 1.6 The DRR protocol - finite state machine description 143 1.6 The DRR protocol - finite state machine description 143 1.8 DRR slave state machine 147 1.9 Packet transfer mode (PTM) 151 1.0 Paload sub-block ordering with DRR 150 1.2 Parket transfer mode (PTM) 151 2.1 Functional model for packet transport 151 <tr< td=""><td>A.104 Protocol architecture for LAPV5 enveloped POTS and ISDN</td><td>11 0 1 0</td><td></td></tr<>	A.104 Protocol architecture for LAPV5 enveloped POTS and ISDN	11 0 1 0	
0.5 System procedures 139 0.5.1.1 Preconditions 139 0.5.1.2 Normal procedure 139 0.5.1.3 Exceptional procedures in case of failure in system startup 140 0.5.2 System restart 140 0.6 Nsig, Npots, and Nisdn 141 1.1 Message structure 141 1.2 Message flow for DRR 142 1.3 Error protection 142 1.4 1.0 Resage flow for DRR 142 1.4 1.0 Resage flow for DRR 142 1.4 1.0 Error protection 143 1.5 Lead time. 143 1.6 The DRR protocol - finite state machine description 143 1.7 DRR master state machine 144 1.9 Result of DRR procedure 149 1.0 Payload sub-block ordering with DRR 150 <t< td=""><td> A.10.5.1 System procedures. 139 A.10.5.1.1 Preconditions. 139 A.10.5.1.2 Normal procedure 139 A.10.5.1.2 Normal procedure 130 A.10.5.1.2 System startup. 140 A.10.5.2 System restart. 140 A.10.5.2 System restart. 140 A.10.5.2 System restart. 140 A.10.6 Nsig, Npots, and Nisdin. 140 A.11.1 Message structure. 141 A.11.1 Message structure. 141 A.11.2 Message flow for DRR 142 A.11.3 Error protection 142 A.11.3 Error protection 142 A.11.4 DRR control channel 143 A.11.5 Ladd time. 143 A.11.5 Ladd time. 143 A.11.5 Ladd time. 143 A.11.6 The DRR protocol - finite state machine 143 A.11.8 DRR shaster state machine 147 A.11.1 Proceedings of the state machine 148 A.11.1 Proceedings of the state machine 149 A.11.1 Proceedings of the state machine 149 A.11.1 Proceedings of the state machine 150 A.12.2 Transport of PTM data 151 A.12.2 Transport of PTM data 151 A.12.3 Transport of PTM data 151 A.12.3 Proceedings of PTM data 151 A.12.3 Proceedings of PTM data 151 A.12.3 A.12.3 Data flow 153 A.12.3 Data flow 153 A.12.3 A.12.3 Proceedings of PTM data 151 A.12.5 Proceedings of PTM data 151 A.12</td><td></td><td></td></t<>	A.10.5.1 System procedures. 139 A.10.5.1.1 Preconditions. 139 A.10.5.1.2 Normal procedure 139 A.10.5.1.2 Normal procedure 130 A.10.5.1.2 System startup. 140 A.10.5.2 System restart. 140 A.10.5.2 System restart. 140 A.10.5.2 System restart. 140 A.10.6 Nsig, Npots, and Nisdin. 140 A.11.1 Message structure. 141 A.11.1 Message structure. 141 A.11.2 Message flow for DRR 142 A.11.3 Error protection 142 A.11.3 Error protection 142 A.11.4 DRR control channel 143 A.11.5 Ladd time. 143 A.11.5 Ladd time. 143 A.11.5 Ladd time. 143 A.11.6 The DRR protocol - finite state machine 143 A.11.8 DRR shaster state machine 147 A.11.1 Proceedings of the state machine 148 A.11.1 Proceedings of the state machine 149 A.11.1 Proceedings of the state machine 149 A.11.1 Proceedings of the state machine 150 A.12.2 Transport of PTM data 151 A.12.2 Transport of PTM data 151 A.12.3 Transport of PTM data 151 A.12.3 Proceedings of PTM data 151 A.12.3 Proceedings of PTM data 151 A.12.3 A.12.3 Data flow 153 A.12.3 Data flow 153 A.12.3 A.12.3 Proceedings of PTM data 151 A.12.5 Proceedings of PTM data 151 A.12		
0.5.1.1 System startup 139 0.5.1.2 Normal procedure 139 0.5.1.3 Exceptional procedures in case of failure in system startup 140 0.5.2 System restart. 140 0.6 Nsig, Npots, and Nisdn. 140 11 Dynamic Rate Repartitioning (DRR) 141 11.2 Message flow for DRR 142 1.3 Error protection 142 1.4 DRR control channel 143 1.5 Lead time. 143 1.6 The DRR protocol - finite state machine description 143 1.7 DRR master state machine 144 1.8 DRR slave state machine 147 1.9 Result of DRR procedure 149 1.0 Packet transfer mode (PTM) 151 2.1 Packet transfer mode (PTM) 151 2.1 Transport of PTM data 151 2.3.1 Data flow 152 2.3.2 Synchronization flow 153 2.3.3 Control flow 153 2.5.4 Packet encapsulation using HDLC frames <td< td=""><td> A.10.5.1. System startup. 139 A.10.5.1. Preconditions 139 A.10.5.1.2 Normal procedure 139 A.10.5.1.3 Exceptional procedure in case of failure in system startup. 140 A.10.5.2 System restart 140 A.10.6 Nsig, Npots, and Nisdin. 140 A.10.6 Nsig, Npots, and Nisdin. 140 A.11.1 Message structure 141 A.11.1 Message flow for DRR 141 A.11.2 Message flow for DRR 141 A.11.3 Error protection 142 A.11.3 Error protection 142 A.11.4 DRR control channel. 143 A.11.5 Lead time. 143 A.11.5 Lead time. 143 A.11.6 The DRR protocol - finite state machine 145 A.11.1 DRR master state machine 145 A.11.1 DRR master state machine 145 A.11.1 DRR master state machine 147 A.11.1 DRY also a state machine 147 A.11.1 DRY also a state machine 147 A.11.1 DRY also a state of DRR protecture 149 A.11.1 DRY also a state of DRR protecture 149 A.11.1 DRY also a state of DRR protecture 149 A.11.1 DRY also a state of DRR protecture 149 A.11.1 DRY also a state of DRR protecture 149 A.11.2 DRY also a state of DRR protecture 149 A.11.2 DRY also a state of DRR protecture 149 A.11.2 DRY also a state of DRR protecture 149 A.11.2 DRY also a state of DRR protecture 149 A.11.2 DRY also a state of DRR protecture 150 A.12.2 Data flow 151 A.12.3 Data flow 152 A.12.3 Data flow 152 A.12.3 Data flow 153 A.12.3.1 DRY also a state of DRY also a state of</td><td></td><td></td></td<>	A.10.5.1. System startup. 139 A.10.5.1. Preconditions 139 A.10.5.1.2 Normal procedure 139 A.10.5.1.3 Exceptional procedure in case of failure in system startup. 140 A.10.5.2 System restart 140 A.10.6 Nsig, Npots, and Nisdin. 140 A.10.6 Nsig, Npots, and Nisdin. 140 A.11.1 Message structure 141 A.11.1 Message flow for DRR 141 A.11.2 Message flow for DRR 141 A.11.3 Error protection 142 A.11.3 Error protection 142 A.11.4 DRR control channel. 143 A.11.5 Lead time. 143 A.11.5 Lead time. 143 A.11.6 The DRR protocol - finite state machine 145 A.11.1 DRR master state machine 145 A.11.1 DRR master state machine 145 A.11.1 DRR master state machine 147 A.11.1 DRY also a state machine 147 A.11.1 DRY also a state machine 147 A.11.1 DRY also a state of DRR protecture 149 A.11.1 DRY also a state of DRR protecture 149 A.11.1 DRY also a state of DRR protecture 149 A.11.1 DRY also a state of DRR protecture 149 A.11.1 DRY also a state of DRR protecture 149 A.11.2 DRY also a state of DRR protecture 149 A.11.2 DRY also a state of DRR protecture 149 A.11.2 DRY also a state of DRR protecture 149 A.11.2 DRY also a state of DRR protecture 149 A.11.2 DRY also a state of DRR protecture 150 A.12.2 Data flow 151 A.12.3 Data flow 152 A.12.3 Data flow 152 A.12.3 Data flow 153 A.12.3.1 DRY also a state of		
0.5.1.1 Preconditions 139 0.5.1.2 Normal procedure 139 0.5.1.3 Exceptional procedures in case of failure in system startup 140 0.5.2 System restart 140 0.6 Nsig, Npots, and Nisdn 140 11 Dynamic Rate Repartitioning (DRR) 141 1.1 Message structure 141 1.2 Message flow for DRR 142 1.3 Error protection 142 1.4 1.0 DRR control channel 143 1.5 Lead time 143 1.6 The DRR protocol - finite state machine description 143 1.7 DRR master state machine 144 1.8 DRR slave state machine 144 1.9 Result of DRR procedure 149 1.10 Payload sub-block ordering with DRR. 150 2.1 Punctional model for packet transport 151 2.1 Functional model for packet transport 151 2.2 Transport of PTM data 151 2.3 Y-Interface 152 2.3.1 <td< td=""><td> A.10.5.1.1 Preconditions 139 130</td><td></td><td></td></td<>	A.10.5.1.1 Preconditions 139 130		
0.5.1.2 Normal procedures in case of failure in system startup 140 0.5.1.3 Exceptional procedures in case of failure in system startup 140 0.5.2 System restart 140 0.6 Nsig, Npots, and Nisdn 140 11 Dynamic Rate Repartitioning (DRR) 141 1.1 Message structure 141 1.2 Message flow for DRR 142 1.3 Error protection 142 1.4 DRR control channel 143 1.5 Lead time 143 1.6 The DRR protocol - finite state machine description 143 1.7 DRR master state machine 143 1.8 DRR slave state machine 144 1.9 Result of DRR protocol - finite state machine 144 1.0 Payload sub-block ordering with DRR 150 2. Packet transfer mode (PTM) 151 2. Packet transfer mode (PTM) 151 2 1. Functional model for packet transport 152 2 1. Functional model for packet transport 152 2 <t< td=""><td> A.10.5.1.2 Normal procedure 1.39 A.10.5.1.3 Exceptional procedures in case of failure in system startup 1.40 A.10.5.2 System restart. 1.40 A.10.5.2 System restart. 1.40 A.10.6 Nsig, Npots, and Nisdn. 1.40 A.11 Dynamic Rate Repartitioning (DRR) 1.41 A.11.1 Message structure 1.41 A.11.2 Message flow for DRR. 1.42 A.11.3 Error protection 1.42 A.11.4 DRR control channel 1.43 A.11.5 Lead time 1.43 A.11.6 The DRR protocol - finite state machine description 1.43 A.11.7 DRR master state machine 1.43 A.11.9 Result of DRR procedure 1.44 A.11.10 Payload sub-block ordering with DRR. 1.51 A.11.10 Payload sub-block ordering with DRR. 1.51 A.12.1 Functional model for packet transport 1.51 A.12.2 Transport of PTM data 1.51 A.12.3 Ontrol How 1.52 A.12.3 Synchronization flow 1.53 A.12.3 Control How 1.53 A.12.4 αβ-interface 1.53 A.12.5 Packet encapsulation using HDLC frames 1.53 A.12.5 Packet encapsulation using HDLC frames 1.54 A.12.5 Packet encapsulation using HDLC frames 1.55 A.12.5 Packet encapsulation using HDLC frames 1.56 A.12.5 Packet encapsulation using HDLC frames 1.57 A.12.5 Packet encapsulation using HDLC frames 1.56 A.12.5 Packet encapsulation using HDLC frames 1.57 A.12.5 Packet encapsulation using HDLC f</td><td>•</td><td></td></t<>	A.10.5.1.2 Normal procedure 1.39 A.10.5.1.3 Exceptional procedures in case of failure in system startup 1.40 A.10.5.2 System restart. 1.40 A.10.5.2 System restart. 1.40 A.10.6 Nsig, Npots, and Nisdn. 1.40 A.11 Dynamic Rate Repartitioning (DRR) 1.41 A.11.1 Message structure 1.41 A.11.2 Message flow for DRR. 1.42 A.11.3 Error protection 1.42 A.11.4 DRR control channel 1.43 A.11.5 Lead time 1.43 A.11.6 The DRR protocol - finite state machine description 1.43 A.11.7 DRR master state machine 1.43 A.11.9 Result of DRR procedure 1.44 A.11.10 Payload sub-block ordering with DRR. 1.51 A.11.10 Payload sub-block ordering with DRR. 1.51 A.12.1 Functional model for packet transport 1.51 A.12.2 Transport of PTM data 1.51 A.12.3 Ontrol How 1.52 A.12.3 Synchronization flow 1.53 A.12.3 Control How 1.53 A.12.4 αβ-interface 1.53 A.12.5 Packet encapsulation using HDLC frames 1.53 A.12.5 Packet encapsulation using HDLC frames 1.54 A.12.5 Packet encapsulation using HDLC frames 1.55 A.12.5 Packet encapsulation using HDLC frames 1.56 A.12.5 Packet encapsulation using HDLC frames 1.57 A.12.5 Packet encapsulation using HDLC frames 1.56 A.12.5 Packet encapsulation using HDLC frames 1.57 A.12.5 Packet encapsulation using HDLC f	•	
0.5.1.3 Exceptional procedures in case of failure in system startup. 1.40 0.5.2 System restart. 140 0.6 Nisg, Npots, and Nisdn. 140 11 Dynamic Rate Repartitioning (DRR) 141 1.1 Message structure 141 1.2 Message flow for DRR. 142 1.3 Error protection 142 1.4 DRR control channel 143 1.5 Lead time. 143 1.6 The DRR protocol - finite state machine description 143 1.7 DRR naster state machine. 145 1.8 DRR slave state machine. 147 1.9 Result of DRR procedure 149 1.10 Payload sub-block ordering with DRR. 150 2.1 Packet transfer mode (PTM). 151 2.1 Functional model for packet transport. 151 2.1 Functional model for packet transport. 151 2.1 Transport of PTM data. 151 2.2 Y-Interface. 152 2.3.1 Data flow. 152 2.3.2 Sync	A.10.5.1.3 Exceptional procedures in case of failure in system startup		
0.5.2 System restart 140 0.6 Nsig, Npots, and Nisdn. 140 1.1 Dynamic Rate Repartitioning (DRR) 141 1.1 Message structure 142 1.2 Message flow for DRR 142 1.3 Error protection 143 1.4 DRR control channel 143 1.5 Lead time 143 1.6 The DRR protocol - finite state machine description 143 1.7 DRR master state machine 143 1.8 DRR slave state machine 147 1.9 Result of DRR procedure 149 1.10 Payload sub-block ordering with DRR 150 1.2 Packet transfer mode (PTM) 151 2.1 Functional model for packet transport 151 2.2 Transport of PTM data 151 2.3 y-Interface 152 2.3.1 Data flow 153 2.3.2 Synchronization flow 153 2.3.3 Control flow 153 2.3.4 OAM flow 153 2.5.3 Frame structure 154 2.5.4 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 <	A.10.5 System restart. 140 A.10.6 Nsig. Npots, and Nisdn. 140 A.11.1 Dynamic Rate Repartitioning (DRR) 141 A.11.1 Message Bructure 141 A.11.2 Message Bructure 141 A.11.2 Message Brow for DRR 142 A.11.3 Eror protection 142 A.11.4 DRR control channel 143 A.11.5 Lead time 143 A.11.5 Lead time 143 A.11.6 The DRR protocol - finite state machine description 143 A.11.6 The DRR protocol - finite state machine description 143 A.11.7 DRR master state machine 145 A.11.8 DRR slave state machine 145 A.11.9 Result of DRR procedure 147 A.11.9 Result of DRR procedure 149 A.11.10 Payload sub-block ordering with DRR 150 A.12.1 Functional model for packet transport 151 A.12.2 Transport of PTM data 151 A.12.3 γ-Interface 152 A.12.3 γ-Interface 152 A.12.3 A.12.3 Data flow 153 A.12.3.4 OAM flow 153 A.12.3.4 OAM flow 153 A.12.3.4 OAM flow 153 A.12.5.1 Frame structure 154 A.12.5.2 Frame structure 154 A.12.5.3 Frame structure 155 A.12.5.4 Packet encapsulation using HDLC frames 156 A.12.5.5 Frame decless equence 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.7 A.12.5.8 A.13.1 SDH Tributary Unit Group 160 A.13.3 SDH Tributary Unit Group 161 A.13.4 N × TU-12 into M-pair SDSL mapping 160 A.13.3 SDH Tributary Unit Group 161 A.13.4 N × TU-12 into M-pair SDSL mapping 160 A.13.4 N × TU-12 into M-pair SDSL mapping 160 A.13.5 SDSL clock 166		
1.0 Nsig, Npots, and Nisdn. 140	A.10.6 Nsig, Npots, and Nisdn		
1.1 Message structure 144 1.2 Message flow for DRR 142 1.3 Error protection 142 1.4 DRR control channel 143 1.5 Lead time 143 1.6 The DRR protocol - finite state machine description 143 1.7 DRR master state machine 147 1.8 DRR slave state machine 147 1.9 Result of DRR procedure 149 1.10 Payload sub-block ordering with DRR 150 1.2 Packet transfer mode (PTM) 151 2.1 Functional model for packet transport 151 2.2 Transport of PTM data 151 2.3 √-Interface 152 2.3.1 Data flow 152 2.3.2 Synchronization flow 153 2.3.4 Øβ-interface 153 2.3.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame check sequence 158 2.5.7 Mapping to the SDSL framing in one-pair mode 158 3.1 SDH Tributary Unit (DCC) 159 3.2 SDSL clock 166 50	A.11.1 Message flow for DRR	•	
1.1 Message structure 144 1.2 Message flow for DRR 142 1.3 Error protection 142 1.4 DRR control channel 143 1.5 Lead time 143 1.6 The DRR protocol - finite state machine description 143 1.7 DRR master state machine 147 1.8 DRR slave state machine 147 1.9 Result of DRR procedure 149 1.10 Payload sub-block ordering with DRR 150 1.2 Packet transfer mode (PTM) 151 2.1 Functional model for packet transport 151 2.2 Transport of PTM data 151 2.3 √-Interface 152 2.3.1 Data flow 152 2.3.2 Synchronization flow 153 2.3.4 Øβ-interface 153 2.3.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame check sequence 158 2.5.7 Mapping to the SDSL framing in one-pair mode 158 3.1 SDH Tributary Unit (DCC) 159 3.2 SDSL clock 166 50	A.11.1 Message flow for DRR	A 11 Dynamic Pata Papartitioning (DPD)	1/1
1.2 Message flow for DRR	A.11.2 Message flow for DRR 142 A.11.3 Error protection 142 A.11.4 DRR control channel 143 A.11.5 Lead time 143 A.11.6 The DRR protocol - finite state machine description 143 A.11.7 DRR master state machine 145 A.11.8 DRR slave state machine 147 A.11.9 Result of DRR procedure 149 A.11.10 Payload sub-block ordering with DRR 150 A.12.1 Functional model for packet transport 151 A.12.2 Transport of PTM data 151 A.12.3 γ-Interface 152 A.12.3.1 Data flow 153 A.12.3.2 Synchronization flow 153 A.12.3.3 Control flow 153 A.12.3.4 OAM flow 153 A.12.5.5 Packet encapsulation using HDLC frames 153 A.12.5.1 Frame structure 154 A.12.5.2 Ozet transparency 154 A.12.5.3 Frame check sequence 156 A.12.5.4.1 Invalid frames		
1.3 Error protection 142 1.4 DRR control channel 143 1.5 Lead time 143 1.6 The DRR protocol - finite state machine description 143 1.7 DRR master state machine 145 1.8 DRR slave state machine 147 1.9 Result of DRR procedure 149 1.10 Payload sub-block ordering with DRR 150 12 Packet transfer mode (PTM) 151 2.1 Functional model for packet transport 151 2.2 Transport of PTM data 151 2.3 y-Interface 152 2.3.1 Data flow 153 2.3.2 Synchronization flow 153 2.3.3 Control flow 153 2.3.4 OAM flow 153 2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4.1 Invalid frames 156 2.5.4.2	A.11.3 Error protection		
1.4 DRR control channel 143 1.5 Lead time 143 1.6 The DRR protocol - finite state machine description 143 1.7 DRR master state machine 145 1.8 DRR slave state machine 147 1.9 Result of DRR procedure 149 1.10 Payload sub-block ordering with DRR 150 2 Packet transfer mode (PTM) 151 2.1 Functional model for packet transport 151 2.2 Transport of PTM data 151 2.3 y-Interface 152 2.3.1 Data flow 152 2.3.2 Synchronization flow 153 2.3.3 Control flow 153 2.3.4 α/β-interface 153 2.5 Packet encapsulation using HDLC frames 153 2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156	A.11.4 DRR control channel 143 A.11.5 Lead time 143 A.11.6 The DRR protocol - finite state machine description 143 A.11.7 DRR master state machine 145 A.11.8 DRR slave state machine 147 A.11.9 Result of DRR procedure 149 A.11.10 Payload sub-block ordering with DRR 150 A.12 Packet transfer mode (PTM) 151 A.12.1 Functional model for packet transport 151 A.12.2 Transport of PTM data 151 A.12.3 -Interface 152 A.12.3.1 Data flow 152 A.12.3.2 Synchronization flow 153 A.12.3.3 Control flow 153 A.12.3.4 OAM flow 153 A.12.5.5 Packet encapsulation using HDLC frames 153 A.12.5.1 Frame structure 154 A.12.5.2 Octet transparency 154 A.12.5.3 Frame check sequence 156 A.12.5.4 Invalid frames 156 A.12.5.5 Data-rate decoupling<		
1.5 Lead time 143 1.6 The DRR protocol - finite state machine 143 1.7 DRR master state machine 145 1.8 DRR slave state machine 147 1.9 Result of DRR procedure 149 1.10 Payload sub-block ordering with DRR 150 1.2 Packet transfer mode (PTM) 151 2.1 Functional model for packet transport 151 2.2 Transport of PTM data 151 2.3 y-Interface 152 2.3.1 Data flow 152 2.3.2 Synchronization flow 152 2.3.3 Control flow 153 2.3.4 OAM flow 153 2.4 α/β-interface 153 2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate	A.11.5 Lead time 143 A.11.6 The DRR protocol - finite state machine 143 A.11.7 DRR master state machine 145 A.11.8 DRR slave state machine 147 A.11.9 Result of DRR procedure 149 A.11.10 Payload sub-block ordering with DRR. 150 A.12 Packet transfer mode (PTM) 151 A.12.1 Functional model for packet transport. 151 A.12.2 Transport of PTM data 151 A.12.3.1 Data flow 152 A.12.3.2 Synchronization flow 152 A.12.3.3 Control flow 153 A.12.3.4 OAM flow 153 A.12.5 Packet encapsulation using HDLC frames 153 A.12.5 Packet encapsulation using HDLC frames 153 A.12.5 Packet encapsulation using HDLC frames 154 A.12.5 Packet encapsulation using HDLC frames 154 A.12.5 Trams etructure 154 A.12.5 Packet ercore monitoring 156 A.12.5.4 Packet-error monitoring 156	1	
1.6 The DRR protocol - finite state machine 143 1.7 DRR master state machine 145 1.8 DRR procedure 149 1.9 Result of DRR procedure 149 1.10 Payload sub-block ordering with DRR 150 12 Packet transfer mode (PTM) 151 2.1 Functional model for packet transport 151 2.2 Transport of PTM data 151 2.3 γ-Interface 152 2.3.1 Data flow 153 2.3.2 Synchronization flow 153 2.3.3 Control flow 153 2.3.4 OAM flow 153 2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 <t< td=""><td>A.11.6 The DRR protocol - finite state machine description</td><td></td><td></td></t<>	A.11.6 The DRR protocol - finite state machine description		
1.7 DRR master state machine 145 1.8 DRR slave state machine 147 1.9 Result of DRR procedure 149 1.10 Payload sub-block ordering with DRR 150 12 Packet transfer mode (PTM) 151 2.1 Functional model for packet transport 151 2.2 Transport of PTM data 151 2.3 y-Interface 152 2.3.1 Data flow 153 2.3.2 Synchronization flow 153 2.3.3 Control flow 153 2.3.4 OAM flow 153 2.3.4 OAM flow 153 2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame delinea	A.11.7 DRR master state machine		
1.8 DRR slave state machine	A.11.8 DRR slave state machine		
1.9 Result of DRR procedure 149 1.10 Payload sub-block ordering with DRR. 150 12 Packet transfer mode (PTM) 151 2.1 Functional model for packet transport 151 2.2 Transport of PTM data 151 2.3 γ-Interface. 152 2.3.1 Data flow 152 2.3.2 Synchronization flow 153 2.3.3 Control flow 153 2.3.4 OAM flow 153 2.4 α/β-interface 153 2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 <	A.11.9 Result of DRR procedure 149 A.11.10 Payload sub-block ordering with DRR. 150 A.12 Packet transfer mode (PTM) 151 A.12.1 Functional model for packet transport. 151 A.12.2 Transport of PTM data 151 A.12.3 γ-Interface. 152 A.12.3.1 Data flow 153 A.12.3.2 Synchronization flow. 153 A.12.3.3 Control flow 153 A.12.3.4 OAM flow 153 A.12.5.7 Packet encapsulation using HDLC frames 153 A.12.5.1 Frame structure 154 A.12.5.2 Octet transparency 154 A.12.5.3 Frame check sequence 156 A.12.5.4 Packet-error monitoring 156 A.12.5.4.1 Invalid frames 156 A.12.5.2.2 Errored frames 156 A.12.5.3 Frame delineation 157 A.12.5.5 Data-rate decoupling 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode. 157 A.12.5.8 Mapping t		
1.10 Payload sub-block ordering with DRR	A.11.10 Payload sub-block ordering with DRR. 150 A.12 Packet transfer mode (PTM) 151 A.12.1 Functional model for packet transport 151 A.12.2 Transport of PTM data 151 A.12.3 γ-Interface 152 A.12.3.1 Data flow 152 A.12.3.2 Synchronization flow 153 A.12.3.3 Control flow 153 A.12.4.0 α/β-interface 153 A.12.5.1 Frame structure 153 A.12.5.2 Packet encapsulation using HDLC frames 153 A.12.5.3 Frame check sequence 154 A.12.5.4 Packet-error monitoring 154 A.12.5.4 Packet-error monitoring 156 A.12.5.4.1 Invalid frames 156 A.12.5.5 Data-rate decoupling 157 A.12.5.6 Frame delineation 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.8 Mapping to the SDSL framing in M-pair mode 158 A.13.1 SDH Tributary Unit 159 A.13.2		
151	A.12 Packet transfer mode (PTM)		
2.1 Functional model for packet transport	A.12.1 Functional model for packet transport		
2.2 Transport of PTM data 151 2.3 γ-Interface 152 γ-Interface 152 2.3.1 Data flow 152 2.3.1 Data flow 152 2.3.2 Synchronization flow 153 2.3.3 Control flow 153 2.3.4 OAM flow 153 2.3.4 OAM flow 153 2.5 Packet encapsulation using HDLC frames 153 2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 158 158 159	A.12.2 Transport of PTM data	· · · · · · · · · · · · · · · · · · ·	
2.3 γ-Interface	A.12.3 γ -Interface		
2.3.1 Data flow 152 2.3.2 Synchronization flow 153 2.3.3 Control flow 153 2.3.4 OAM flow 153 2.4 α/β-interface 153 2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data Communication Channel (DCC) 159 3.1 SDH Tributary Unit Group 160 3.2 Single TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock 166	A.12.3.1 Data flow 152		
2.3.2 Synchronization flow 153 2.3.3 Control flow 153 2.3.4 OAM flow 153 2.4 α/β-interface 153 2.5 Packet encapsulation using HDLC frames 153 2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 158 3.1 SDH Tributary Unit 159 3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4	A.12.3.2 Synchronization flow 153 A.12.3.3 Control flow 153 A.12.3.4 α/β-interface 153 A.12.5 Packet encapsulation using HDLC frames 153 A.12.5 Packet encapsulation using HDLC frames 153 A.12.5.1 Frame structure 154 A.12.5.2 Octet transparency 154 A.12.5.3 Frame check sequence 156 A.12.5.4 Packet-error monitoring 156 A.12.5.4.1 Invalid frames 156 A.12.5.4.2 Errored frames 156 A.12.5.5 Data-rate decoupling 157 A.12.5.6 Frame delineation 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.8 Mapping to the SDSL framing in M-pair mode 158 A.13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 159 A.13.1 SDH Tributary Unit 159 A.13.2 Single TU-12 into SDSL mapping 160 A.13.3 SDH Tributary Unit Group 161 A.13.5 SDSL clock	·	
2.3.3 Control flow 153 2.3.4 OAM flow 153 2.4 α/β -interface 153 2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 158 Communication Channel (DCC) 159 3.1 SDH Tributary Unit 159 3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4 $N \times$ TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock <td>A.12.3.3 Control flow 153 A.12.3.4 α/β-interface 153 A.12.5 Packet encapsulation using HDLC frames 153 A.12.5.1 Frame structure 154 A.12.5.2 Octet transparency 154 A.12.5.3 Frame check sequence 156 A.12.5.4 Packet-error monitoring 156 A.12.5.4.1 Invalid frames 156 A.12.5.2.2 Errored frames 156 A.12.5.5 Data-rate decoupling 157 A.12.5.6 Frame delineation 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.8 Mapping to the SDSL framing in M-pair mode 158 A.13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 158 A.13.1 SDH Tributary Unit 159 A.13.2 Single TU-12 into SDSL mapping 160 A.13.3 SDH Tributary Unit Group 161 A.13.5 SDSL clock 166</td> <td></td> <td></td>	A.12.3.3 Control flow 153 A.12.3.4 α/β -interface 153 A.12.5 Packet encapsulation using HDLC frames 153 A.12.5.1 Frame structure 154 A.12.5.2 Octet transparency 154 A.12.5.3 Frame check sequence 156 A.12.5.4 Packet-error monitoring 156 A.12.5.4.1 Invalid frames 156 A.12.5.2.2 Errored frames 156 A.12.5.5 Data-rate decoupling 157 A.12.5.6 Frame delineation 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.8 Mapping to the SDSL framing in M-pair mode 158 A.13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 158 A.13.1 SDH Tributary Unit 159 A.13.2 Single TU-12 into SDSL mapping 160 A.13.3 SDH Tributary Unit Group 161 A.13.5 SDSL clock 166		
2.3.4 OAM flow 153 2.4 α/β-interface 153 2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 158 13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 159 3.1 SDH Tributary Unit 159 3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4 N× TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock 166	A.12.3.4 OAM flow		
2.4 α/β-interface 153 2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data Communication Channel (DCC) 159 3.1 SDH Tributary Unit 159 3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4 N × TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock 166	A.12.4 ω/β-interface 153 A.12.5 Packet encapsulation using HDLC frames 153 A.12.5.1 Frame structure 154 A.12.5.2 Octet transparency 154 A.12.5.3 Frame check sequence 156 A.12.5.4 Packet-error monitoring 156 A.12.5.4.1 Invalid frames 156 A.12.5.2.2 Errored frames 156 A.12.5.5.5 Data-rate decoupling 157 A.12.5.6 Frame delineation 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.8 Mapping to the SDSL framing in M-pair mode 158 A.13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 158 A.13.1 SDH Tributary Unit 159 A.13.2 Single TU-12 into SDSL mapping 160 A.13.3 SDH Tributary Unit Group 161 A.13.4 N × TU-12 into M-pair SDSL mapping 162 A.13.5 SDSL clock 166		
2.5 Packet encapsulation using HDLC frames 153 2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data Communication Channel (DCC) 159 3.1 SDH Tributary Unit 159 3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4 N × TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock 166	A.12.5 Packet encapsulation using HDLC frames 153 A.12.5.1 Frame structure 154 A.12.5.2 Octet transparency 154 A.12.5.3 Frame check sequence 156 A.12.5.4 Packet-error monitoring 156 A.12.5.4.1 Invalid frames 156 A.12.5.4.2 Errored frames 156 A.12.5.5 Data-rate decoupling 157 A.12.5.6 Frame delineation 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.8 Mapping to the SDSL framing in M-pair mode 158 A.13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data		
2.5.1 Frame structure 154 2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 158 Communication Channel (DCC) 159 3.1 SDH Tributary Unit 159 3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4 N × TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock 166	A.12.5.1 Frame structure 154 A.12.5.2 Octet transparency 154 A.12.5.3 Frame check sequence 156 A.12.5.4 Packet-error monitoring 156 A.12.5.4.1 Invalid frames 156 A.12.5.4.2 Errored frames 156 A.12.5.5 Data-rate decoupling 157 A.12.5.6 Frame delineation 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.8 Mapping to the SDSL framing in M-pair mode 158 A.13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data		
2.5.2 Octet transparency 154 2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 158 13 Communication Channel (DCC) 159 3.1 SDH Tributary Unit 159 3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4 N × TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock 166	A.12.5.2 Octet transparency 154 A.12.5.3 Frame check sequence 156 A.12.5.4 Packet-error monitoring 156 A.12.5.4.1 Invalid frames 156 A.12.5.4.2 Errored frames 156 A.12.5.5 Data-rate decoupling 157 A.12.5.6 Frame delineation 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.8 Mapping to the SDSL framing in M-pair mode 158 A.13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 159 A.13.1 SDH Tributary Unit 159 A.13.2 Single TU-12 into SDSL mapping 160 A.13.3 SDH Tributary Unit Group 161 A.13.4 N × TU-12 into M-pair SDSL mapping 162 A.13.5 SDSL clock 166	· · ·	
2.5.3 Frame check sequence 156 2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 159 3.1 SDH Tributary Unit 159 3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4 N × TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock 166	A.12.5.3 Frame check sequence 156 A.12.5.4 Packet-error monitoring 156 A.12.5.4.1 Invalid frames 156 A.12.5.4.2 Errored frames 156 A.12.5.5 Data-rate decoupling 157 A.12.5.6 Frame delineation 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.8 Mapping to the SDSL framing in M-pair mode 158 A.13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 159 A.13.1 SDH Tributary Unit 159 A.13.2 Single TU-12 into SDSL mapping 160 A.13.3 SDH Tributary Unit Group 161 A.13.4 N × TU-12 into M-pair SDSL mapping 162 A.13.5 SDSL clock 166		
2.5.4 Packet-error monitoring 156 2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 159 3.1 SDH Tributary Unit 159 3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4 N × TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock 166	A.12.5.4 Packet-error monitoring 156 A.12.5.4.1 Invalid frames 156 A.12.5.4.2 Errored frames 156 A.12.5.5 Data-rate decoupling 157 A.12.5.6 Frame delineation 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.8 Mapping to the SDSL framing in M-pair mode 158 A.13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 159 A.13.1 SDH Tributary Unit 159 A.13.2 Single TU-12 into SDSL mapping 160 A.13.3 SDH Tributary Unit Group 161 A.13.4 N × TU-12 into M-pair SDSL mapping 162 A.13.5 SDSL clock 166		
2.5.4.1 Invalid frames 156 2.5.4.2 Errored frames 156 2.5.5 Data-rate decoupling 157 2.5.6 Frame delineation 157 2.5.7 Mapping to the SDSL framing in one-pair mode 157 2.5.8 Mapping to the SDSL framing in M-pair mode 158 13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 159 3.1 SDH Tributary Unit 159 3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4 N × TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock 166	A.12.5.4.1 Invalid frames 156 A.12.5.4.2 Errored frames 156 A.12.5.5 Data-rate decoupling 157 A.12.5.6 Frame delineation 157 A.12.5.7 Mapping to the SDSL framing in one-pair mode 157 A.12.5.8 Mapping to the SDSL framing in M-pair mode 158 A.13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data 159 A.13.1 SDH Tributary Unit 159 A.13.2 Single TU-12 into SDSL mapping 160 A.13.3 SDH Tributary Unit Group 161 A.13.4 N × TU-12 into M-pair SDSL mapping 162 A.13.5 SDSL clock 166	*	
2.5.4.2 Errored frames	A.12.5.4.2 Errored frames	<u> </u>	
2.5.5 Data-rate decoupling	A.12.5.5 Data-rate decoupling		
2.5.6Frame delineation1572.5.7Mapping to the SDSL framing in one-pair mode1572.5.8Mapping to the SDSL framing in M-pair mode15813TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data Communication Channel (DCC)1593.1SDH Tributary Unit1593.2Single TU-12 into SDSL mapping1603.3SDH Tributary Unit Group1613.4 $N \times$ TU-12 into M-pair SDSL mapping1623.5SDSL clock166	A.12.5.6 Frame delineation		
2.5.7Mapping to the SDSL framing in one-pair mode	A.12.5.7 Mapping to the SDSL framing in one-pair mode	T &	
2.5.8Mapping to the SDSL framing in M-pair mode.15813TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data Communication Channel (DCC).1593.1SDH Tributary Unit.1593.2Single TU-12 into SDSL mapping.1603.3SDH Tributary Unit Group.1613.4N × TU-12 into M-pair SDSL mapping.1623.5SDSL clock.166	A.12.5.8 Mapping to the SDSL framing in M-pair mode		
13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data Communication Channel (DCC) 159 3.1 SDH Tributary Unit 159 3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4 N × TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock 166	A.13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data Communication Channel (DCC)		
Communication Channel (DCC) 159 3.1 SDH Tributary Unit 159 3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4 N×TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock 166	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
3.1 SDH Tributary Unit	A.13.1 SDH Tributary Unit 159 A.13.2 Single TU-12 into SDSL mapping 160 A.13.3 SDH Tributary Unit Group 161 A.13.4 N × TU-12 into M-pair SDSL mapping 162 A.13.5 SDSL clock 166		
3.2 Single TU-12 into SDSL mapping 160 3.3 SDH Tributary Unit Group 161 3.4 N × TU-12 into M-pair SDSL mapping 162 3.5 SDSL clock 166	A.13.2 Single TU-12 into SDSL mapping		
3.3 SDH Tributary Unit Group	A.13.3 SDH Tributary Unit Group	•	
3.4 N × TU-12 into M-pair SDSL mapping	A.13.4 N×TU-12 into M-pair SDSL mapping	* ** *	
3.5 SDSL clock	A.13.5 SDSL clock	• 1	
a c a v mvv ta a v t a pav pag	A.13.6 $N \times \text{TU-}12 \text{ over } M\text{-pair SDSL DCC}$ 167		
3.6 $N \times 10$ -12 over M -pair SDSL DCC		A.13.6 $N \times \text{TU-}12 \text{ over } M\text{-pair SDSL DCC}$	167
	A.14 64-octet/65-octet encapsulation	A.14 64-octet/65-octet encapsulation.	167
a.c. W. THI 10 W. C. ODGI D.C.C.	A.13.6 $N \times TU$ -12 over M -pair SDSL DCC	A.13.2 Single TU-12 into SDSL mapping	
4 64-octet/65-octet encapsulation			

Anne	ex B (normative):	Use of G.994.1 in the pre-activation communications channel	168
B.1	G.994.1 code point of	definitions	168
B.2	G.994.1 tone suppor	t	169
B.3	G.994.1 transactions		169
B.4	Operation with signa	al regenerators	170
Anne	ex C (normative):	Signal regenerator operation	171
C.1	· · · · · · · · · · · · · · · · · · ·		
C.2	· ·		
C.2.1	1 1		
C.2.2			
C.2.3	LTU		175
C.2.4			
C.2.5	Segment failures a	nd retrains	176
C.3	Symbol rates		176
C.4	PSD masks		176
Anne	ex D (normative):	Deactivation and warm-start procedure	177
D.1		ced power mode	
D.1.1			
D.1.2	-	ence	
D.1.3 D.1.3.		Messagesequest - Management: Message	
D.1.3.		esponse - Management message: Message	
D.2		n	
D.2.1		ion PMD reference model	
D.2.2		ion sequence	
D.2.3 D.2.4		gramrm-start activation	
D.2.4.	1 Signal W	ini-state activation	181
D.2.4.	11 011		
D.2.4.			
D.2.4.			
D.2.4.	•		
D.2.4.	2 511		
D.2.4.	C OILL		182
D.2.4.			
D.2.4.		eption-condition	
D.2.4. D.2.4.		ception-state	
Anne	ex E (normative):	Requirements for Payload Data Rates up to 5696 kbit/s	184
E.1	· · · · · · · · · · · · · · · · · · ·	Requirements for Tayload Data Rates up to 5070 Roles	
	_		
E.2		1. P 1'	
E.2.1 E.2.2		le Encodingsion Sequence	
E.3		ion sequence	
	• •		
E.4			
E.5		·	
E.6		ristics	
F 7	Testloon length		191

E.8	Test procedure		
Anno	ex F (informative):	Signal regenerator startup description	194
F.1	NTU initiated startup.		194
F.2	LTU initiated startup		197
F.3	REG initiated startup		198
F.4	Collisions and retrains	s	198
F.5	Diagnostic mode activ	vation	199
Anno	ex G (informative):	Typical characteristics of cables	200
Anno	ex H (informative):	Transmission and reflection of cable sections	201
H.1	Definition of transfer	function and insertion loss	201
H.2	Derivation of s-param	neters from primary cable parameters	202
Anno	ex I (informative):	Guideline for the narrowband interfaces implementation in the SDSL NTU	203
Anno	ex J (informative):	Tabulation of the noise profiles	206
Anno	ex K (informative):	Differences with G.991.2 (G.shdsl.bis) and G.991.2 Amendment 1 (07/2004)	215
Anno	ex L (informative):	Bibliography	216
Histo	ory		217

Intellectual Property Rights

IPRs essential or potentially essential to the present document may have been declared to ETSI. The information pertaining to these essential IPRs, if any, is publicly available for **ETSI members and non-members**, and can be found in ETSI SR 000 314: "Intellectual Property Rights (IPRs); Essential, or potentially Essential, IPRs notified to ETSI in respect of ETSI standards", which is available from the ETSI Secretariat. Latest updates are available on the ETSI Web server (http://webapp.etsi.org/IPR/home.asp).

Pursuant to the ETSI IPR Policy, no investigation, including IPR searches, has been carried out by ETSI. No guarantee can be given as to the existence of other IPRs not referenced in ETSI SR 000 314 (or the updates on the ETSI Web server) which are, or may be, or may become, essential to the present document.

Foreword

This Technical Specification (TS) has been produced by ETSI Technical Committee Transmission and Multiplexing (TM).

The present document is partly based on the T1E1 HDSL2 specification. In turn, the ITU-T Recommendation G.991.2 [24] (G.shdsl) annex B text was largely based on the present document. Efforts have been made to ensure that the ITU G.shdsl and ETSI SDSL work items were kept in line.

NOTE: In a future revision it is the intention of ETSI to replace all clauses in the present document that are common with the ITU-T Recommendation G.991.2 [24] by pointers to the relevant sections in the ITU-T Recommendation.

1 Scope

The present document specifies requirements for transceivers providing bi-directional symmetrical high bit rate transmission on a metallic wire pair using the echo cancellation method. The technology is referred to as Symmetric single pair high bit rate Digital Subscriber Line (SDSL), and is applicable to metallic access transmission systems designed to provide digital access over existing, unshielded wire pairs. It was originally specified for a single pair only and referred to as Symmetric single pair high bit rate Digital Subscriber Line (SDSL), but is enhanced in this new version for transmission on M pairs in parallel.

The present document and the requirements for their implementation define the functional requirements for SDSL.

The requirements imply interoperability of SDSL systems. Such interoperability will be achieved when SDSL transceivers provided by different manufacturers are used in one SDSL link.

The definition of physical interfaces is outside the scope of the present document. The SDSL transmission system consists of an application independent core and an application specific block. The core is considered a transport bit-pump, which transports information from one end of the metallic link to the other. The data is mapped into a frame, which is considered to be the interface between the application specific and independent parts of the SDSL system. This frame is only used internally and is not accessible.

2 References

The following documents contain provisions which, through reference in this text, constitute provisions of the present document.

- References are either specific (identified by date of publication and/or edition number or version number) or non-specific.
- For a specific reference, subsequent revisions do not apply.
- For a non-specific reference, the latest version applies.

Referenced documents which are not found to be publicly available in the expected location might be found at http://docbox.etsi.org/Reference.

*	
[1]	ETSI TS 101 135: "Transmission and Multiplexing (TM); High bit-rate Digital Subscriber Line (HDSL) transmission systems on metallic local lines; HDSL core specification and applications for combined ISDN-BA and 2 048 kbit/s transmission".
[2]	ETSI TS 102 080: "Transmission and Multiplexing (TM); Integrated Services Digital Network (ISDN) basic rate access; Digital transmission system on metallic local lines".
[3]	ETSI EN 300 012-1: "Integrated Services Digital Network (ISDN); Basic User-Network Interface (UNI); Part 1: Layer 1 specification".
[4]	ETSI EN 300 001: "Attachments to the Public Switched Telephone Network (PSTN); General technical requirements for equipment connected to an analogue subscriber interface in the PSTN".
[5]	CENELEC EN 60950 (2000): "Safety of information technology equipment".
[6]	ETSI EN 300 019 (all parts): "Equipment Engineering (EE); Environmental conditions and environmental tests for telecommunications equipment".
[7]	ETSI EN 300 386: "Electromagnetic compatibility and Radio spectrum Matters (ERM); Telecommunication network equipment; ElectroMagnetic Compatibility (EMC) requirements".
[8]	ITU-T Recommendation G.997.1 (2003): "Physical layer management for digital subscriber line (DSL) transceivers".
[9]	ITU-T Recommendation K.20 (2003): "Resistibility of telecommunication equipment installed in a

telecommunications centre to overvoltages and overcurrents".

- [10] ITU-T Recommendation K.21 (2003): "Resistibility of telecommunication equipment installed in customer's premises to overvoltages and overcurrents".
- [11] ITU-T Recommendation O.9 (1999): "Measuring arrangements to assess the degree of unbalance about earth".
- [12] ETSI EG 201 185: "Terminal support interface for harmonized analogue PSTN terminals".
- [13] IETF RFC 1662: "PPP in HDLC-like Framing".
- [14] ANSI/INCITS 4-1986 (R1997): "Information Systems Coded Character Sets 7-Bit American National Standard Code for Information Interchange (7-Bit ASCII)".
- [15] ITU-T Recommendation G.994.1 (2003): "Handshake procedures for digital subscriber line (DSL) transceivers".
- [16] ETSI TS 101 012: "Transmission and Multiplexing (TM); Broadband Access Digital Section and NT functional requirements".
- [17] ISO 8601 (2004): "Data elements and interchange formats Information interchange Representation of dates and times".
- [18] ITU-T Recommendation G.704 (1998): "Synchronous frame structures used at 1 544, 6 312, 2 048, 8 448 and 44 736 kbit/s hierarchical levels". .
- [19] ITU-T Recommendation I.432.1: "B-ISDN user-network interface Physical layer specification: General characteristics".
- [20] IETF RFC 2495: "Definitions of Managed Objects for the DS1, E1, DS2 and E2 Interface Types".
- [21] ETSI TBR 021: "Terminal Equipment (TE); Attachment requirements for pan-European approval for connection to the analogue Public Switched Telephone Networks (PSTNs) of TE (excluding TE supporting the voice telephony service) in which network addressing, if provided, is by means of Dual Tone Multi Frequency (DTMF) signalling".
- [22] ETSI EN 300 324-1: "V interfaces at the digital Local Exchange (LE); V5.1 interface for the support of Access Network (AN); Part 1: V5.1 interface specification".
- [23] ETSI EG 201 900-1: "Services and Protocols for Advanced Networks (SPAN); Narrowband Services over ATM; Loop Emulation Service (LES) using AAL2; Part 1: LES interface specification [ATM Forum Specification AF-VMOA-0145.000 (2000), modified]".
- [24] ITU-T Recommendation G.991.2: "Single-pair high-speed digital subscriber line (SHDSL) transceivers".
- [25] ATM Forum Specification, AF-PHY-0086.001: "Inverse Multiplexing for ATM (IMA) Specification".
- [26] ETSI EN 300 347-1: "V interfaces at the digital Local Exchange (LE); V5.2 interface for the support of Access Network (AN); Part 1: V5.2 interface specification".
- [27] ETSI ETS 300 297: "Integrated Services Digital Network (ISDN); Access digital section for ISDN basic access".
- [28] ISO/IEC 13239 (2002): "Information Technology; Telecommunications and information exchange between systems; High-level data link control (HDLC) procedures".
- [29] ITU-T Recommendation G.707/Y.1322 (2003): "Network node interface for the synchronous digital hierarchy (SDH)".
- [30] ITU-T Recommendation G.781 (1999): "Synchronization layer functions".
- [31] ITU-T Recommendation G.813 (2003): "Timing characteristics of SDH equipment slave clocks".
- [32] ITU-T Recommendation K.44 (2003): "Resistibility tests for telecommunication equipment exposed to overvoltages and overcurrents Basic Recommendation".

[33] ITU-T Recommendation K.45 (2003): "Resistibility of telecommunication equipment installed in the access and trunk networks to overvoltages and overcurrents".

3 Definitions and abbreviations

3.1 Definitions

For the purposes of the present document, the following terms and definitions apply:

bridged tap: unterminated twisted pair section bridged across the line

3.2 Abbreviations

For the purposes of the present document, the following abbreviations apply:

2B1Q two Binary one Quaternary line code 2-PAM Two-level PAM BR BroadBand

BB BroadBand BER Bit Error Ratio

BERTS Bit Error Ratio Test Set

BT Bridged Tap

CAS Channel-Associated Signalling

CCP Cross Connect Point
CLI Calling Line Identity
CRC Cyclic Redundancy Check

CV Code Violation

DCC Data Communication Channel

DLL Digital Local Line

DRR Dynamic Rate Repartitioning
DSC Dedicated Signalling Channel
DSL Digital Subscriber Line

EMC ElectroMagnetic Compatibility eoc embedded operations channel

ES Errored Second

ETS European Telecommunication Standard

FCS Frame Check Sequence
FEXT Far End crosstalk
FSM Finite State Machines
FSW Frame Synchronization Word
HDLC High level Data Link Control
HDSL High bit rate Digital Subscriber Line

HEC Header Error Control ICP IMA Control Protocol

IMA Inverse Multiplexing for ATM

ISDN BA Integrated Services Digital Network Basic rate Access

ITU-T International Telecommunication Union - Telecommunication Standardization Sector

(former CCITT)

IUT Item Under Test
LCD Loss of Cell Delineation
LCL Longitudinal Conversion Loss

LF Loading Factor LOS Loss Of Signal

LOSW Loss Of Synch Word failure

lsb least significant bit
LTU Line Termination Unit
MAE Mean Absolute Error
MDF Main Distribution Frame

ME Mean Error

MI Modulation Index msb most significant bit

MTU Maintenance Termination Unit MWI Message Waiting Indication

NB NarrowBand NEXT Near End Crosstalk

NTP Network Termination Point
NTR Network Timing Reference
NTU Network Termination Unit
OAM Operation And Maintenance

OH OverHead

PACC Pre-Activation Communication Channel

PAM Pulse Amplitude Modulation

PBO Power Back-Off PLL Phase Lock Loop

PMD Physical Medium Dependent

PMMS Power Measurement Modulation Session (line probe)

PMS Physical Medium Specific

PMS-TC Physical Medium Specific Transmission Convergence

POTS Plain Old Telephone Service

ppm parts per million
PPP Point-to-Point Protocol
PRBS Pseudo Random Bit Sequence
PSD Power Spectral Density
PSL Power Sum Loss
PTM Packet Transfer Mode

REG REGenerator

REG-C NTU side of the regenerator REG-R LTU side of the regenerator

RF Radio Frequency rms root mean square

RSP Regenerator Silent Period bit

R_V Design Impedance

SDH Synchronous Digital Hierarchy SDP Subscriber Distribution Point

SDSL Symmetric single pair high bit rate Digital Subscriber Line

SEC SDH Equipment Clock
SES Severely Errored Second
SNR Signal to Noise Ratio

Span Link between LTU and NTU, including regenerators

SRU Signal Regenerator Unit
STM Synchronous Transfer Mode
SW synchronization word
TBD To Be Determined

TC Transmission Convergence

TC-PAM Trellis Coded Pulse Amplitude Modulation

TPS Transmission Protocol Specific

TPS-TC Transmission Protocol Specific Transmission Convergence

TU Termination Unit
TU-12 Tributary Unit-12
TUG Tributary Unit Group
UAS UnAvailable Second

UC-PAM Ungerboeck Coded Pulse Amplitude Modulation (same as TC-PAM)

UNI User Network Interface UTC Unable To Comply VC-12 Virtual Container-12

xDSL a collective term referring to any of the various types of DSL technologies

4 Reference configuration

4.1 Physical reference configuration

Figure 4.1 shows the reference configuration of an SDSL transmission system.




Figure 4.1: Reference configuration




Figure 4.2: Protocol reference model

The reference configuration provides for a bi-directional symmetrical channel with a variable bit rate that is under the control of the network management system of the operator. The maximum aggregate line bit rate is 2 320 kbit/s (allowing the support of TU-12 transport). An option to provide a M-pair operational mode with M≤4 that is capable of supporting user (payload) data rates from 384 kbit/s to M × 2320 kbit/s in increments of M × 8 kbit/s is also specified. Four-wire mode is identical to M-pair mode with M = 2, except for the method of assigning ordinal numbers to the wire pairs. In four-wire mode the ordinal numbers (the wire pair identification number) are assigned as described in clause 9.2 while in M-pair mode the ordinal numbers are assigned to wire pairs as described in clause 7.2.1. The distribution of the aggregate bitstream to the M SDSL core systems is carried out by the TPS-TC functionality of the mapping functions which are specified for the different applications in annex A. An option is provided for transporting an independent narrowband channel. The narrowband channel shall be able to carry an ISDN-BA whose clock domain is not necessarily the same as that of the rest of the channel. The narrowband channel shall alternatively be capable of supporting analogue telephone channels. Remote power feeding shall be provided by the central office. In this case, a reduced power mode (for lifeline service in case of local power failure) may be provided for the ISDN-BA or one analogue telephone connection.

The multiplexing of additional narrowband channels into the data channel is not precluded. Lifeline service is not required for these channels.

The SDSL transmission system consists of the following functional blocks:

- interface functions;
- mapping functions;
- common circuitry;
- SDSL transceiver;
- optional regenerators.

The functions at the central office side constitute the Line Termination Unit (LTU) and act as master to the customer side functions, which constitute the Network Termination Unit (NTU), and to a regenerator where applicable.

The common circuitry providing for Physical Medium Specific Transmission Convergence (PMS-TC) Layer and the SDSL transceivers comprise the core functions of the NTU and the LTU which, along with the Digital Local Line (DLL), make up the SDSL core. The DLL is commonly a metallic twisted pair and may contain regenerators if an enhanced transmission range is required. In optional configurations, the DLL can be M copper twisted pairs (M-pair mode). In that case, each SDSL Termination Unit contains M separate PMD layers, interfacing to a common PMS-TC layer.

A regenerator may be inserted at any convenient intermediate point in the SDSL core with appropriate insertion loss consideration. Power feeding and lifeline service may restrict the maximum achievable loop reach. In the optional M-pair mode, M-pair regenerators may be used when this reach extension is required.

The SDSL core is application independent. It transparently transports the SDSL frames that it receives at its internal interfaces. The core functions are Physical Medium Specific (PMS) and include:

- SDSL timing generation and recovery;
- start-up;
- scrambling and descrambling;
- coding and decoding;
- modulation and demodulation;
- echo cancellation;
- line equalization.

The mapping functions and the interface functions are application dependent and Transmission Protocol Specific (TPS). The mapping function handles the Transmission Convergence (TC) Layer of the specific application including the maintenance and the mapping of the application frames into the SDSL frame. The TC-functions contain:

- channel multiplexing and demultiplexing;
- framing;
- frame synchronization;
- error detection;
- justification;
- maintenance.

The interface functional block provides interfaces to the data channel and the optional narrowband subchannel. The physical characteristics of the interfaces are application dependent. Implementation details are defined in the application descriptions.

The interfaces between the functional blocks are only logical separations and are not required to be physically accessible.

A clear embedded operations channel (eoc) is provided for within the system frame structure. The SDSL core is specified so as to promote interoperability of equipment from different vendors.

4.2 PMS-TC and TPS-TC layers

The transport of STM over SDSL, ATM over SDSL, Packet over SDSL, 64-octet/65-octet encapsulation and Dual Bearer Mode is defined in the present document. Additional services are defined in detail in TS 101 012 [16]. Some applications may require a simultaneous transport of STM- and ATM-traffic. In this case the total SDSL payload is split into n_{STM} B-channels for STM- and n_{ATM} B-channels for ATM-transport.

5 Functions

The functions listed in table 5.1 are necessary for the correct operation of the SDSL core.

Table 5.1: Necessary functions

Functions related to the SDSL core	LTU NTU/ REG
Transparent transport of SDSL frames	<>
Stuffing and destuffing	<>
Transmission error detection	<>
Error reporting	<>
Failure detection	<>
Failure reporting	<>
Bit timing	<>
Frame alignment	<>
Power back-off	<>
Transceiver start-up control	>
Loopback control and co-ordination	<>
Synchronization of SDSL transceivers	>
Remote power feeding	>
Wetting current	>

5.1 Transparent transport of SDSL frames

This function provides for the bi-directional transmission of the SDSL frames.

5.2 Stuffing and destuffing

This function, when used, provides for the synchronization of the application data clock to the SDSL transceiver system clock, by means of adding zero or four stuffing bits per SDSL frame.

5.3 Transmission error detection

This function provides for error performance monitoring of the SDSL transceiver systems in each SDSL frame.

5.4 Error reporting

This function provides for the reporting of errors detected.

5.5 Failure detection

This function provides for the detection of failures in the SDSL transceiver system.

5.6 Failure reporting

This function provides for the reporting of failures detected in the SDSL transceiver systems.

5.7 Bit timing

This function provides bit timing to enable the SDSL transceiver systems to recover information from the aggregate bit stream.

5.8 Frame alignment

This function provides information to enable the SDSL transceiver systems to recover the SDSL frame.

5.9 Power Back-Off (PBO)

The transmitter shall have the ability to reduce its transmitted power in order to reduce crosstalk with transmission systems operating in the same multi pair cable. The power back-off function shall be provided in both directions of transmission. The reduction of power shall be controlled by the management system. The assignment of power back-off values in 4-wire/M-pair mode shall be as specified in clause 9.2.6.

5.10 Transceiver start-up control

This function provides for the activation to reach the operational state. It may contain a preactivation procedure.

5.11 Loopback control and co-ordination

This function provides for the activation and deactivation of loopbacks in the LTU, the REG and the NTU.

5.12 Synchronization of SDSL transceivers

This function provides for the synchronization of the SDSL transceiver systems.

5.13 Remote power feeding

This function provides for remote power feeding of the NTU and/or the regenerators from the LTU.

5.14 Wetting current

This optional function provides for feeding of a low current on the pair to mitigate the effect of corrosion of contacts.

6 Transmission medium

6.1 Description

The transmission medium over which the digital transmission system is expected to operate is the local line distribution network, known as the Digital Local Line (DLL). A digital local line distribution network employs cables comprising multiple twisted pairs to provide services to customers. In a local line distribution network, customers are connected to the local exchange via local lines. To simplify the provision of SDSL, a digital transmission system must be capable of satisfactory operation over the majority of metallic local lines without requirement of any special conditioning. In order to permit the use of SDSL transmission systems on the maximum possible number of digital local lines, the restrictions imposed by SDSL requirements are kept to the minimum necessary to guarantee acceptable operation.

6.2 Physical characteristics of a Digital Local Line (DLL)

A Digital Local Line (DLL) is constructed of one or more cable sections that are spliced or interconnected together.

The distribution or main cable is structured as follows:

- cascade of cable sections of different diameters and lengths;
- up to two Bridged Taps (BTs) may exist at various points in installation and distribution cables.

A general description of the DLL physical model is shown in figure 6.1 and typical examples of cable characteristics are given in table 6.1.




Figure 6.1: DLL physical model

Table 6.1: Typical cable characteristics

	Exchange cable	Main cable	Distribution cable	Installation cable
Wire diameter (mm)	0,5; 0,6; 0,32; 0,4	0,3 to 1,4	0,3 to 1,4	0,4; 0,5; 0,6; 0,8; 0,9; 0,63
Structure	SQ (B) or TP (L)	SQ (B) or TP (L)	SQ (B) or TP (L)	SQ or TP or UP
Maximum number of pairs	1 200	4 800	600	2 (aerial) 600 (in house)
Installation		underground in ducts	underground or aerial	aerial (drop) or in ducts (in house)
Capacitance (nF/km at 800 Hz)	55 to 120	25 to 60	25 to 60	35 to 120
Wire insulation	PVC, FRPE	PE, paper pulp	paper, PE, Cell PE	PE, PVC
TP: SQ: UP: L: B:	Twisted Pairs Star Quads Untwisted Pairs Layer Bundles (units)	PE: PVC: Pulp: Cell PE:	Polyethylene Polyvinylchloride Pulp of paper Cellular Foam Polyethylene	
		FRPE:	Fire Resistant PE	

6.3 Electrical characteristics of a Digital Local Line (DLL)

The transmitted signal will suffer from impairments due to crosstalk, impulsive noise and the non-linear variation with frequency of DLL characteristics. These impairments are described in more detail in the following clauses.

6.3.1 Principal transmission characteristics

The principal electrical characteristics varying nonlinearly with frequency are:

- insertion loss;
- group delay;
- characteristic impedance, comprising real and imaginary parts.

6.3.2 Crosstalk characteristics

Crosstalk noise in general is the result of finite coupling loss between pairs sharing the same cable, especially those pairs that are physically adjacent. Finite coupling loss between pairs causes a vestige of the signal flowing on one DLL (disturber DLL) to be coupled into an adjacent DLL (disturbed DLL). This vestige is known as crosstalk noise. Near-end crosstalk (NEXT) is assumed to be the dominant type of crosstalk for SDSL.

Intersystem NEXT results when pairs carrying different digital transmission systems interfere with each other.

Intrasystem NEXT or self-NEXT results when all pairs interfering with each other in a cable are carrying the same digital transmission system. Intrasystem NEXT noise coupled into a disturbed DLL from a number of DLL disturbers can be represented as being due to an equivalent single disturber DLL with a coupling loss versus frequency characteristics known as Power Sum Loss (PSL). Values for 1 % worst case NEXT loss vary from 40 dB to 70 dB at 150 kHz depending upon the cable type, number of disturbers and environment.

6.3.3 Unbalance about earth

The DLL will have finite balance about earth. Unbalance about earth is described in terms of Longitudinal Conversion Loss (LCL). The expected worst case value is 42,5 dB at 150 kHz decreasing with frequency by 5 dB/decade.

6.3.4 Impulse noise

The DLL will have impulse noise resulting from other systems sharing the same cables as well as from other extrinsic sources.

6.3.5 Micro interruptions

A micro interruption is a temporary line interruption due to external mechanical action on the copper wires constituting the transmission path, for example, at a cable splice.

6.4 Minimum Digital Local Line (DLL) requirements for SDSL applications

- no loading coils;
- only twisted pair or quad cable;
- no additional shielding necessary;
- when bridged taps are present, the maximum number shall be limited to 2 and the length of each to 500 m.

7 Frame structure and bit rates

7.1 Data mode frame structure

7.1.1 Introduction

This clause describes the proposed SDSL frame structure before scrambling and encoding. This structure is valid during normal operation after symbol timing synchronization, frame alignment and after all internal transceiver coefficients have been stabilized sufficiently to permit a reliable transport of the signals.

The frame structure provides the flexibility to transport variable payload bit rates from 192 kbit/s up to 2 312 kbit/s and the option of plesiochronous or synchronous mode.

In synchronous mode, the SDSL transceiver clock is locked to the clock of the transmit data. The SDSL frames have a fixed length of 6 ms. Instead of the stuffing bits, two spare bits are defined at the end of each frame.

7.1.2 General structure of SDSL frames

Figure 7.1 illustrates bit sequences of the SDSL frame structure prior to scrambling at the transmit and after descrambling at the receive side.

The nominal SDSL frame length is 6 ms. The frame is subdivided into four blocks. The first group of the frame starts with the 14 bit long synchronization word followed by two SDSL overhead bits and 12 sub-blocks of SDSL payload. Each payload sub-block consists of $i + n \times 8$ bits (i = 0..7, n = 3..36) according to the number of B-channels (n) and Z-bits (i) (service, signalling, maintenance) which are transmitted. Depending on the payload bit rate, each sub-block contains between 24 bits and 289 bits. For i = 1 and n = 36 compatibility with the HDSL frame of TS 101 135 [1] is achieved. Operation with values of i > 1 for n = 36 are not covered by the present document.

The three subsequent blocks have the same structure. Each consists of ten SDSL overhead bits and 12 SDSL payload sub-blocks as described above. Therefore, one frame contains a 14 bit synchronization word, 32 overhead bits, and between 1 152 and 13 872 payload bits. (The total number of bits in one 6 ms frame is $48 \times (1 + i + n \times 8)$ [bits]. The corresponding line rates are between 192 kbit/s + 8 kbit/s and 2 312 kbit/s + 8 kbit/s). There are two possibilities for the bits that occur at the end of the frame (after the P48 sub-block). If bit stuffing is used, either zero or four stuffing bits are inserted. If bit stuffing is not used, two spare bits are available.




Figure 7.1: SDSL frame structure

In the optional M-pair mode, M separate PMS-TC sublayers are active - one for each wire pair. In this case, the above formula represents the payload data rate for each pair rather than the aggregate payload rate. Each pair shall operate at the same payload rate, and the transmitters for all pairs shall maintain frame alignment within specified limits. In the LTU, the symbol clocks for each pair shall be derived from a common source. The maximum differential delay between the start of LTU frames shall be no greater than four (4) symbols at the line side of each SDSL transmitter. In the NTU, symbol clocks may be derived from loop timing on each pair, so these clocks shall be locked in frequency but shall have an arbitrary phase relationship. The maximum differential delay between the start of NTU frames shall be no greater than six (6) symbols at the line side of each SDSL transmitter.

7.1.3 Frame structures for synchronous and plesiochronous transmission

Figures 7.2 and 7.3 show the general structure of the SDSL frames for plesiochronous and for synchronous transmission.




Figure 7.2: SDSL frame structure for plesiochronous transmission

In plesiochronous mode either zero or four stuffing bits are inserted at the end of each frame. The average frame length is 6 ms. Due to the insertion of the stuffing bits, the real length of the frame varies and is $6 \text{ ms} \pm ((2 \times 6)/(\text{Number of bits in frame})) \text{ [ms]}$. Thus the real frame length is also dependent on the data rate.




Figure 7.3: SDSL frame structure for synchronous transmission

The SDSL frame for synchronous transmission (see figure 7.3) is almost the same as described above. The only difference is the spare bits at the end of the frame which replace the stuffing bits. These SDSL frames are always 6 ms long. Instead of the zero or four stuffing bits, two spare bits are always available at the end of each frame in order to equal the average length of (plesiochronous) SDSL frames.

7.1.4 Determination of bit rates and payload block structure

7.1.4.1 One-pair mode

Table 7.1 shows the relationship between the payload bit rate and the line bit rate.

Table 7.1: Bit rates

Bit type	Channel type	Number of bits in one frame of 6 ms	Bit rate
Frame bits	Overhead	48 / 48 ± 2	8 kbit/s
Payload bits	B-channel (n × 64 kbit/s) (n = 336)	n × 48 × 8	n × 64 kbit/s
	Z-bits (i \times 8 kbit/s) (i = 07)	i × 48	i x 8 kbit/s
Total number of bits in frame		48 × (1 + i + n × 8)	$(n \times 64 + i \times 8 + 8)$ kbit/s

The minimum and maximum values possible for the line bit rate are:

Minimum (i = 0; n = 3) 192 kbit/s + 8 kbit/s = 200 kbit/s

Maximum (i = 1; n = 36) 2 304 kbit/s + 8 kbit/s + 8 kbit/s = 2 320 kbit/s

The payload block structure for the one-pair mode is shown in figure 7.4. All structure of data within payload sub-blocks (i.e. support for application specific TPS-TC) is specified in annex A.




Figure 7.4: Payload structure for one-pair mode

7.1.4.2 M-pair mode

In the optional M-pair mode, interleaving of payload data amongst the M pairs is necessary. This shall be accomplished by interleaving within payload sub-blocks amongst Pair 1, Pair 2, ..., Pair M. k_s bits in each Sub-Block shall be carried on each pair, as shown in figure 7.5. The size of each payload sub-block is defined as $2k_s$, where $k_s = (i + n \times 8)$ bits. As stated in clause 7.1.4.1, the payload data rate per pair is set by: $(n \times 64 + i \times 8)$ kbit/s, where 3 < n < 36 and 0 < i < 7. For n = 36, i is restricted to the values of 0 or 1. All structure of data within payload sub-blocks (i.e. support for application specific TPS-TC) is specified in annex A.




Figure 7.5: Payload structure for M-pair mode

7.1.5 Frame bit assignments

In table 7.2 the bit sequence of SDSL frame prior to scrambling at the transmit side and after descrambling at the receive side is presented. While the frame structures are identical in both directions of transmission, the functional assignments of individual bits in the direction LTU to NTU or NTU to LTU are different. Unused bits in either direction shall be set to ONE. For example the proposed NTU local power status bit is defined only in the frame transmitted towards the LTU and the corresponding bit position in the reverse direction has no assignment.

The value k is defined as $k = i + n \times 8$.

Table 7.2: SDSL frame structure

Time	Frame Bit #	OH Bit #	Abr. Name	Full name	Notes
0 ms	1-14	1-14	SW 1-14	sync word	
	15	15	fbit1	losd - loss of input signal at the far end application interface	
	16	16	fbit2	sega - segment anomaly	
	17- 12 k + 16		B01-B12	payload sub-blocks 1-12	SDSL payload including Z-bits
	12 k + 17	17	eoc01	eoc message bit 1	
	12 k + 18	18	eoc02	eoc message bit 2	
	12 k + 19	19	eoc03	eoc message bit 3	
	12 k + 20	20	eoc04	eoc message bit 4	
	12 k + 21	21	crc1	cyclic redundancy check	CRC-6
	12 k + 22	22	crc2	cyclic redundancy check	CRC-6
	12 k + 23	23	fbit3	ps - NTU local power status bit	NTU> LTU only
	12 k + 24	24	sbid1	stuffing indicator bit 1	spare in synchronous mode
	12 k + 25	25	eoc05	eoc message bit 5	
	12 k + 26 -	26	eoc06	eoc message bit 6	
	12 k + 27 - 24 k + 26		B13-B24	payload sub-blocks 13-24	SDSL payload including Z bits
	24 k + 27	27	eoc07	eoc message bit 7	
	24 k + 28	28	eoc08	eoc message bit 8	
	24 k + 29	29	eoc09	eoc message bit 9	
	24 k + 30	30	eoc10	eoc message bit 10	
	24 k + 31	31	crc3	cyclic redundancy check	CRC-6
	24 k + 32	32	crc4	cyclic redundancy check	CRC-6
	24 k + 33	33	fbit4	segd - segment defect	
	24 k + 34	34	eoc11	eoc message bit 11	
	24 k + 35	35	eoc12	eoc message bit 12	
	24 k + 36	36	sbid2	stuffing indicator bit 2	spare in synchronous mode
	24 k + 37 - 36 k + 36		B25-B36	payload sub-blocks 25-36	SDSL payload including Z bits
	36 k + 37	37	eoc13	eoc message bit 13	
	36 k + 38	38	eoc14	eoc message bit 14	
	36 k + 39	39	eoc15	eoc message bit 15	
	36 k + 40	40	eoc16	eoc message bit 16	
	36 k + 41	41	crc5	cyclic redundancy check	CRC-6
	36 k + 42	42	crc6	cyclic redundancy check	CRC-6
	36 k + 43	43	eoc17	eoc message bit 17	
	36 k + 44	44	eoc18	eoc message bit 18	
	36 k + 45	45	eoc19	eoc message bit 19	
	36 k + 46	46	eoc20	eoc message bit 20	
6 + 12 / (number of bits in frame) ms	36 k + 47 - 48 k + 46		B37-B48	payload sub-blocks 37-48	SDSL payload including Z bits
	48k + 47	47	stb1/spa1	stuff/spare bit 1	frame stuffing/spare in synch mode
6 ms nominal	48 k + 48	48	stb2/spa2	stuff/spare bit 2	frame stuffing/spare in synch mode
	48 k + 49	49	stb3	stuff bit 3	frame stuffing/not present in synch mode
6 + 12 / (number of bits in frame) ms	48 k + 50	50	stb4	stuff bit 4	frame stuffing/not present in synch mode

The following gives a short description of the currently defined overhead bits:

- sync word:
 - the synchronization word (SW) enables the SDSL receivers to acquire frame alignment. The synchronization word consists of the following 14-bit sequence: 11111100001100. This sequence shall be passed as a parameter for both upstream and downstream directions during the pre-activation;
 - the SW is present in every frame and is the same in both the upstream and downstream directions.
- losd-bit (loss of signal):
 - if there is no signal from the application interface, the losd-bit shall be set to ZERO in the next frame towards the far end. Under normal conditions, this bit shall be set to ONE. In M-pair mode, losd on Pair 1 shall carry the primary losd indication. The Pair n losd bit , for $2 \le n \le M$, shall be a duplicate of the Pair 1 bit.
- sega (segment anomaly):
 - the sega-bit shall be used to indicate CRC-errors on the incoming SDSL frames. It is set to ZERO if CRC-errors are detected and to ONE in normal operation.
- segd (segment defect):
 - the segd-bit shall be used to indicate loss of synchronization on the incoming SDSL frames. It is set to ZERO if loss of synchronization is detected and to ONE in normal operation.
- eoc-bits (embedded operations channel):
 - 20 bits (eoc01...eoc20) are provided as a separate maintenance channel. For a description of codes and the messaging procedure in this channel, see clause 10.5. In M-pair mode, *eoc01 eoc20* on Pair 1 shall carry the primary EOC data. The corresponding Pair n *eoc* bits, for 2 ≤ n ≤ M, shall be duplicates of the Pair 1 *eoc* bits.
- crc-bits:
 - the SDSL frame shall have six bits assigned to a Cyclic Redundancy Check (CRC) code. The CRC is generated for each transmitted frame, and then transmitted in the following frame.

The six crc-bits transmitted in the $(N+1)^{\text{th}}$ frame shall be determined as follows:

- all bits of the Nth frame except the fourteen sync word bits, the six crc-bits and any stuffing bits, for a total of m bits, are used, in order of occurrence, to construct a polynomial in "X" such that bit "0" of the Nth frame is the coefficient of the term X^{m-1} and bit m-1 of the Nth frame is the coefficient of the term X⁰;
- the polynomial is multiplied by the factor X^6 , and the result is divided, modulo 2, by the generator polynomial $X^6 \oplus X \oplus 1$. The coefficients of the remainder polynomial are used, in order of occurrence, as the ordered set of check bits, crc1 through crc6, for the $(N+1)^{th}$ frame. The ordering is such that the coefficient of the term X^5 in the remainder polynomial is check bit crc1 and the coefficient of the term X^0 in the remainder polynomial is check bit crc6;
- 3) the check bits, crc1 through crc6, contained in a frame are those associated with the content of the preceding frame. When there is no immediately preceding frame, the check bits may be assigned any value.
- ps-bit (power supply bit):
 - the power supply bit ps is used to indicate the status of the local power supply in the NTU. The power status bit is set to ONE if power is normal and to ZERO if the power has failed. In four-wire mode, ps on Pair 1 shall carry the primary power status indication. The Pair n ps bit, for $2 \le n \le M$, shall be a duplicate of the Pair 1 ps bit;
 - regenerators shall pass this bit transparently.

- sbid (stuff indicator bits):
 - (sbid1, sbid2);
 - these bits are only needed in plesiochronous mode and are spare in synchronous mode. These stuff indicator bits indicate whether or not a stuffing event has occurred in the frame. Both bits shall be set to 1 if the 4 stuff bits are present at the end of that frame. Both bits shall be set to 0 if there are no stuff bits at the end of the current frame.
- stb (stuffing bits):
 - (stb1, stb2, stb3, stb4);
 - these bits are only needed in plesiochronous mode and are spare in synchronous mode. They are always used together. Either zero or four stuffing bits are inserted, depending on the relation of the timing. If not used the stuffing bits shall be set to ONE;
- spa (spare bits);
 - (spa1, spa2).

These bits are only available in synchronous mode and always used together.

7.1.6 Scrambling method

SDSL transceiver systems use the same self synchronizing scrambling as the 2B1Q transmission system for ISDN-BA as defined in TS 102 080 [2], annex A and HDSL as defined in TS 101 135 [1]. The data stream (with the exception of the 14 bits of the sync word and the stuffing bits) is scrambled by means of a 23rd-order polynomial prior to encoding (see table 7.3).


Table 7.3: Scrambler polynomials

Transmit direction	Polynomial	Scrambler/Descrambler		
NTU → LTU	x ⁻²³ ⊕ x ⁻¹⁸ ⊕ 1	Transmit NTU		
NIO → LIO	X =	Receive LTU		
LTU → NTU	x ⁻²³ ⊕ x ⁻⁵ ⊕ 1	Transmit LTU		
LTO → NTO	X = O X O O I	Receive NTU		
NOTE: The sign ⊕ stands for modulo 2 summation.				

Figure 7.6 shows block diagrams for the scramblers and the descramblers. It also shows that the binary data stream is recovered in the receiver by applying the same polynomial used for scrambling to the scrambled data.

NTU (REG-R)


Transmit Scrambler (NTU to LTU)



$D_S = D_i \oplus D_S \cdot X^{\text{-}18} \oplus D_S \cdot X^{\text{-}23}$


LTU (REG-C)

Transmit Scrambler (LTU to NTU)




LTU (REG-C)

Receive Descrambler (NTU to LTU)



NTU (REG-R)

Receive Descrambler (LTU to NTU)



 $D_S = scrambled(s) data$

 \oplus = logical exclusive or

 $D_i = unscrambled input(i) data$

·= multiplication

 $D_0 = unscrambled output(o) data$

 X^{-n} = delay of n bit periods

Figure 7.6: Scramblers and descramblers

7.1.7 Differential delay buffer

In the optional M-pair mode, it is understood that the characteristics of the M-pairs may differ. Differences in wire diameter, insulation type, length, number and length of bridged taps and exposure to impairments may result in differences in transmission time between pairs. It is recommended that such differences in signal transfer delay between the two pairs be limited to a maximum of $50~\mu s$ at 150~kHz, corresponding to about 10~km difference in line length between NTU and LTU.

In transceivers supporting M-pairs mode, a delay difference buffer shall be implemented to compensate for any difference in total transmission time of the SDSL frames on different pairs. Such delay differences may be due to the pair differences described above, as well as to delays due to signal processing in the SDSL transceivers in the LTU, NTU and possible signal regenerators. The function of this delay difference buffer is to align the SDSL frames so that frames can be correctly reassembled. This buffer shall be capable of absorbing a delay difference of at least 6 symbols + 50 μ s at the line side of each SDSL receiver.

7.2 Activation mode frame structure

7.2.1 Activation framer

The format of the activation frame is shown in table 7.4. A T_c or T_r signal shall be generated by repetitively applying the activation frame information shown in table 7.4 to the scrambler shown in figure 9.1. The activation frame contents shall be constant during the transmission of T_c and T_r . The activation frame sync bits are not scrambled, so they shall be applied directly to the uncoded 2-PAM constellation. The total number of bits in the activation frame is 4 227. The activation frame shall be sent starting with bit 1 and ending with bit 4 227.

In the optional M-pair mode, core activation shall proceed in parallel on each of the M pairs. In the optional M-pair mode, two bits are used to define the order of the M wire pairs. They are used to determine how user data is split into M pairs at the transmitter and combined in the receiver as specified in clause 7.1.1. The assignment of pair 1 to pair M is vendor-specific.

Bits 4 145 to 4 146 in the activation frame of the LTU device are used to specify the number M of wire pairs. LSB first. M = 1: 002; M = 2: 102; M = 3: 012; M = 4: 112. This activation frame entry is identical on all M wire pairs. Bits 4 145 to 4 146 of the activation frame of the NTU device are used to identify the ordinal number of each of the M wire pairs. LSB first. Wire pair I: 002; wire pair I: 002; wire pair I: 012; wire pair I: 112. This activation frame entry is different on each of the I wire pairs. If the system is not operating in I mode, these two bits shall be set to logical zeros. In four-wire mode, the ordinal numbers are assigned as described in clause 9.2 and bits 4 145 to 4 146 of the activation frame shall be set to zero.

Activation frame bit lsb:msb	Definition					
1:14	Frame sync for T _c and T _r : 11111001101011, where the left-most bit is sent first in time					
	Frame sync for F _c : 11010110011111, where the left-most bit is sent first in time					
15:36	Precoder coefficient 1: 22 bit signed two's complement format with 17 bits after the binary point, where the LSB is sent first in time					
37:58	Precoder coefficient 2					
59:3952	Precoder coefficients 3 - 179					
3953:3974	Precoder coefficient 180					
3975:3995	Encoder coefficient A: 21 bits where the LSB is sent first in time					
3996:4016	Encoder coefficient B: 21 bits where the LSB is sent first in time					
4017:4144	Vendor data: 128 bits of proprietary information					
4145:4146	M-pair mode: LTU: Number of wire pairs / NTU: Ordering of wire pairs					
4147:4211	Reserved: 65 bits set to logical zeros					
4212:4227	CRC: C ₁ sent first in time, C ₁₆ sent last in time					

Table 7.4: Activation frame format

7.2.1.1 Frame sync

The frame sync for T_c and T_r is a 14 bit Barker code. In binary, the code shall be 11111001101011, and shall be sent from left to right. For F_c , the frame sync shall be 11010110011111, or the reverse of the frame sync for T_c and T_r .

7.2.1.2 Precoder coefficients

The precoder coefficients are represented as 22-bit two's complement numbers, with the 5 most significant bits representing integer numbers from -16 (10000) to +15 (01111), and the remaining 17 bits representing the fractional bits. The coefficients are sent sequentially, starting with coefficient C_1 and ending with coefficient C_N (from figure 9.10), and the least significant bit of each coefficient is sent first in time. The minimum number of precoder coefficients shall be 128 and the maximum number shall be 180. If fewer than 180 precoder coefficients are used, the remaining bits in the field shall be set to zero.

7.2.1.3 Encoder coefficients

Referring to figure 9.9, the coefficients for the programmable encoder are sent in the following order: a_0 is sent first in time, followed by a_1 , a_2 , ..., and b_{20} is sent last in time.

7.2.1.4 Vendor data

These 128 bits are reserved for vendor-specific data.

7.2.1.5 Reserved

These 67 bits are reserved for future use and shall be set to logical zeros.

7.2.1.6 CRC

The sixteen CRC bits (c_1 to c_{16}) shall be the coefficients of the remainder polynomial after the message polynomial, multiplied by D^{16} , is divided by the generating polynomial. The message polynomial shall be composed of the bits of the activation frame, where m_0 is bit 15 and $m_{4.196}$ is bit 4.211 of the activation frame, such that:

$$CRC(D) = m_1(D) D^{16} \mod g(D)$$

where:

$$m(D) = m_0 D^{4 \ 196} \oplus m_1 D^{4 \ 195} \oplus \dots \oplus m_{4 \ 195} D \oplus m_{4 \ 196}$$

is the message polynomial,

$$g(D) = D^{16} \oplus D^{12} \oplus D^5 \oplus 1$$

is the generating polynomial,

$$CRC(D) = c_1D^{15} \oplus c_2D^{14} \oplus ... \oplus c_{15}D \oplus c_{16}$$

is the CRC check polynomial, \oplus indicates modulo-2 addition (exclusive OR), and D is the delay operator.

8 Clock architecture

8.1 Tolerance of the line symbol rate

At all rates, the transmit symbol clock during data mode from any SDSL device shall be accurate to within ± 32 ppm of the nominal frequency. During activation, the LTU shall maintain ± 32 ppm accuracy of its transmit symbol clock, but the NTU transmit symbol clock may vary up to ± 100 ppm.

8.2 Reference clock architecture

Due to the multiple applications and variable bit rates called for in SDSL, a flexible clocking architecture is required. The LTU and NTU symbol clocks are described in terms of their allowed synchronization references. Other clock domains may be accommodated via the supported bit-stuffing mechanism or by using other methods of clock information transport (as in the ISDN-BA narrowband transport option).

The SDSL reference configuration permits the flexibility to provide a symbol clock reference based on the sources shown in figure 8.1. These sources may be chosen independently in the up and downstream directions (with bit stuffing employed as required by the application). The clock accuracy and jitter requirements are specified in a separate clauses or application dependent annexes. It illustrates the clock reference options in the context of a simplified SDSL reference model. Table 8.1 lists the normative synchronization configurations as well as example applications.

The clock domain of embedded ISDN-BA channels may be different from that of the data channel. In this case separate stuffing and framing procedures have to be provided for these channels, which shall be described in the relevant application dependent annex.




Figure 8.1: SDSL symbol clock synchronization references

Table 8.1: SDSL symbol clock synchronization configurations

Mode No.	LT symbol clock	NT symbol clock	Example application	Mode	
	source	source			
1	Local oscillator	Received symbol clock	"Classic" HDSL	Plesiochronous	
2	Network reference	Received symbol clock	"Classic" HDSL with embedded timing reference	Plesiochronous with timing reference	
3a (see note)			Main application is synchronous transport in both directions	Synchronous	
3b (see note)		clock	and bit-stuffed upstream is also possible	Downstream: synchronous Upstream: plesiochronous	
NOTE: Both modes 3a and 3b are possible with the same clock sources depending on clock tolerances.					

8.3 Definitions of clock sources

The following definitions shall apply to the clock sources shown in figure 8.1.

8.3.1 Transmit symbol clock

A reference clock from which the actual transmit symbol clock is derived (i.e. the TU's transmit symbol clock is synchronized to this reference).

8.3.2 Local oscillator

A clock derived from an independent local crystal oscillator.

8.3.3 Network reference clock

A primary reference clock derived from the network.

8.3.4 Transmit data clock

A clock that is synchronous with the transmitted data at the application interface.

8.3.5 Receive symbol clock

A clock that is synchronous with the downstream received symbols at the SDSL line interface. This clock is used as the transmit symbol clock reference in the NTU.

8.3.6 Receive data clock

A clock that is synchronous with the received data at the application interface.

8.4 Synchronization to clock sources

In synchronous mode, the LTU can be synchronized to the transmit data clock or to a network reference clock. If a network reference clock is used, the transmit data clock must be synchronized to the network reference clock. (The various transmit data rates are independent of the reference clock frequency).

When available, the network reference clock shall be either a fundamental 8 kHz network clock or a related reference clock at some multiple of 8 kHz. Such reference clocks are typically 1,544 MHz or 2,048 MHz, although in some applications other frequencies, such as 64 kHz, may be available. These related clocks include implicit 8 kHz timing signals. Selection of a specific network clock reference frequency shall be application dependent.

9 PMD Layer functional characteristics

9.1 Activation

This clause describes waveforms at the loop interface and associated procedures during activation mode. The direct specification of the performance of individual receiver elements is avoided when possible. Instead, the transmitter characteristics are specified on an individual basis and the receiver performance is specified on a general basis as the aggregate performance of all receiver elements. Exceptions are made for cases where the performance of an individual receiver element is crucial to interoperability.

In clause 9.1.2 "convergence" refers to the state where all adaptive elements have reached steady state. The declaration of convergence by a transceiver is therefore vendor dependent. Nevertheless, actions based on the state of convergence are specified to improve interoperability.

An optional deactivation and warm start procedure is described in annex D.

9.1.1 Activation PMD reference model

The block diagram of the activation mode PMD layer of an LTU or NTU transmitter is shown in figure 9.1.




Figure 9.1: Activation reference model

The time index m represents the symbol time, and t represents analogue time. Since activation uses 2-PAM modulation, the bit time is equivalent to the symbol time. The output of the framer is the framed information bits f(m). The output of the scrambler is s(m). Both the framer and the scrambler are contained in the PMS-TC layer and are shown here only for clarity. The output of the mapper is y(m), and the output of the spectral shaper at the loop interface is z(t). d(m) is an initialization signal that shall be logical ones for all m. The modulation format shall be uncoded 2-PAM, with the full symbol rate selected for data mode operation. During activation, the timing reference for the activation signals have a tolerance of ± 32 ppm at the LTU and ± 100 ppm at the NTU.

In devices supporting the optional M-pair mode, the core activation procedure shall be considered as an independent procedure for each pair. Such devices shall be capable of detecting the completion of activation for all pairs and upon completion shall initiate the transmission of user data over all pairs.

9.1.2 Activation sequence

The timing diagram for the activation sequence is given in figure 9.2. The state transition diagram for the activation sequence is given in figure 9.4. Each activation signal in the activation sequence shall satisfy the tolerance values listed in table 9.1.

NOTE: A warm-start procedure is under study for use in systems that can go into a deactivated state, when no communication is going on.




Figure 9.2: Timing diagram for activation sequence

Figure 9.3 shows the total activation sequence at a high level for SDSL, which includes preactivation and core activation. Included, as an example in the pre-activation phase, are two sessions of handshake per PACC and line probe.




Figure 9.3: SDSL total activation sequence

The global activation time is the sum of the preactivation and core activation times. Therefore, from figure 9.3,

$$t_{\textit{Pre_activation}} + t_{\textit{Core_activation}} \leq t_{\textit{Act_Global}}$$

where $t_{Pre\ activation}$ is the combined duration of the PACC sessions (see clause 9.2) and line probing (see clause 9.2.2), $t_{Core\ activation}$ is the core activation duration (see clause 9.1). The values for t_{Act} and t_{Act_Global} are defined in table 9.1. The value for $t_{p-total}$ is given in table 9.4.

Table 9.1: Tolerance values for activation signals

Signal	Parameter	Reference	Nominal value	Tolerance
t _{cr}	Duration of C _r	clause 9.1.2.1	$1 \times \beta$ s (see note 1)	±20 ms
t _{crsc}	time from end of C _r to beginning	clause 9.1.2.2	0,5 s	±20 ms
	of S _c			
t _{crsr}	time from end of C _r to beginning	clause 9.1.2.3	/ - F -	±20 ms
	of S _r		(see note 1)	
t _{Act}	Maximum time from start of C _r to		15 × β s	
	Data _r		(see note 1)	
t _{Act_Global}	Time from start of Initial		30 s	
	handshake to Data _r (see note 2)			

NOTE 1: β is dependent on bit-rate. β = 1 for n > 12, β = 2 for n \leq 12.

NOTE 2: In the majority of the cases, t_{Act_Global} will be less than 30 s. However, since the definition of the handshake mechanism in ITU-T Recommendation G.994.1 [15] is outside the scope of the present document, a maximum value t_{Act_Global} cannot be assured.




Figure 9.4: LTU and NTU transmitter state transition diagram

9.1.2.1 Signal C_r

After exiting the preactivation sequence (see clause 9.2), the NTU shall send C_r . Waveform C_r shall be generated by connecting the signal d(m) to the input of the NTU scrambler as shown in figure 9.1. The PSD mask for C_r shall be the upstream PSD mask, as negotiated during preactivation sequence. C_r shall have a duration of t_{cr} s and shall be sent 0,3 s after the end of preactivation.

NOTE: The end of preactivation can be defined in two ways according to ITU-T Recommendation G.994.1 [15]. For the purpose of the present document, the end of preactivation will be from the end of the ACK(1) message transmission plus the required timers. The minimum and maximum values of those timers are 0.04 s and 1.0 s. Therefore, the total time between the end of the ACK(1) message and the beginning of C_r should be between 0.34 s and 1.3 s.

9.1.2.2 Signal S_c

After detecting C_r , the LTU shall send S_c . Waveform S_c shall be generated by connecting the signal d(m) to the input of the LTU scrambler as shown in figure 9.1. The PSD mask for S_c shall be the downstream PSD mask, as negotiated during preactivation sequence. S_c shall be sent t_{crsc} s after the end of C_r . If the LTU does not converge while S_c is transmitted, it shall enter the exception state (see clause 9.1.2.8).

9.1.2.3 Signal S_r

The NTU shall send S_r , beginning t_{crsr} s after the end of C_r . Waveform S_r shall be generated by connecting the signal d(m) to the input of the NTU scrambler as shown in figure 9.1. The PSD mask for S_r shall be the same as for C_r . If the NTU does not converge and detect T_c while S_r is transmitted, it shall enter the exception state (see clause 9.1.2.8). The method used to detect T_c is vendor dependent. In timing modes supporting loop timing, waveform S_r and all subsequent signals transmitted from the NTU shall be loop timed, i.e. the NTU symbol clock shall be locked to the LTU symbol clock.

9.1.2.4 Signal T_c

Once the LTU has converged and has been sending S_c for at least T_{PLL} seconds (see table 9.3), it shall send T_c . Waveform T_c contains the precoder coefficients and other system information. T_c shall be generated by connecting the signal f(m) to the input of the LTU scrambler as shown in figure 9.1. The PSD mask for T_c shall be the same as for S_c . The signal f(m) is the activation frame information as described in clause 9.1.3. If the LTU does not detect T_r while sending T_c , it shall enter the exception state (see clause 9.1.2.8). The method used to detect T_r is vendor dependent.

9.1.2.5 Signal T_r

Once the NTU has converged and has detected the T_c signal, it shall send T_r . Waveform T_r contains the precoder coefficients and other system information. T_r shall be generated by connecting the signal f(m) to the input of the NTU scrambler as shown in figure 9.1. The PSD mask for T_r shall be the same as for C_r . The signal f(m) is the activation frame information as described in clause 9.1.3. If the NTU does not detect F_c while sending T_r , it shall enter the exception state (see clause 9.1.2.8). The method used to detect F_c is vendor dependent.

9.1.2.6 Signal F_c

Once the LTU has detected T_r , it shall send F_c . The first bit of the fist F_c frame shall follow contiguously the last bit of the last T_c frame. Signal F_c shall be generated by connecting the signal f(m) to the input of the LTU scrambler as shown in figure 9.1. The PSD mask for F_c shall be the same as for S_c . The signal f(m) is the activation frame information as described in clause 9.1.3 with the following exceptions: the frame sync word shall be reversed in time and the payload information bits shall be set to arbitrary values. The payload information bits correspond to the following fields in table 7.4: Precoder coefficients, Encoder coefficients and Reserved. The CRC shall be calculated on this arbitrary-valued payload. The signal F_c shall be transmitted for exactly two activation frames. As soon as the first bit of F_c is transmitted, the payload data in the T_r signal shall be ignored.

9.1.2.7 Data_c and Data_r

Within 200 symbols after the end of the second frame of F_c , the LTU shall send Data_c, and the NTU shall send Data_r. These signals are described in clause 9.2. The PSD mask for Data_r shall be the same as for C_r , and the PSD mask for Data_c shall be the same as for S_c . There is no required relationship between the end of the activation frame and any bit within the SDSL data-mode frame. $T_{PayloadValid}$ seconds (see table 9.3) after the end of F_c , the SDSL payload data shall be valid.

9.1.2.8 Exception state

If activation is not achieved within t_{act} (see table 9.1) or if any exception condition occurs, then the exception state shall be invoked. During the exception state the TU shall be silent for at least $t_{silence}$ (see table 9.3), then wait for transmission from the far end to cease, then return to the corresponding initial startup state; the NTU and LTU shall begin preactivation, as per clause 9.2.

9.1.2.9 Exception condition

An exception condition shall be declared during activation if any of the timeouts given in table 9.3 expire or if any vendor-defined abnormal event occurs. An exception condition shall be declared during data mode if the vendor-defined abnormal event occurs. A vendor-defined abnormal event shall be defined as any event that requires loop restart for recovery.

9.1.3 Activation framer

See clause 7.2.1.

9.1.4 Scrambler

The scrambler in the LTU and the NTU transmitters shall operate as shown in figure 7.6. The frame sync bits in the activation frame shall not be scrambled. While the frame sync bits are present at f(n), the scrambler shall not be clocked, and f(n) shall be directly connected to s(n).

9.1.5 Mapper

The output bits from the scrambler s(m) shall be mapped to the an output level y(m) as follows (see table 9.2).

Table 9.2: Bit-to-level mapping

Scrambler output s(m)	Mapper output level y(m)	Data mode index	
0	-9/16	0011	
1	+9/16	1000	

These levels corresponding in the scrambler outputs 0 and 1 shall be identical to the levels in the 16-TC-PAM constellation (see table 9.8) corresponding to indexes 0011 and 1000 respectively.

9.1.6 Spectral shaper

The same spectral shaper shall be used for data mode and activation mode as described in clause 9.3.5.

9.1.7 Timeouts

Tables 9.1 and 9.3 show the system timeouts and their values. t_{act_Global} shall be the maximum time from the start of initial handshake to the start of Data_r. It controls the overall time of the train, including handshake, line probe and activation. T_{act} shall be the maximum time from the start of C_r to the start of Data_r. $T_{PayloadValid}$ shall be the time between the start of data mode and when the SDSL payload data is valid (this accounts for settling time, data flushing, frame synchronization, etc). $T_{Silence}$ shall be the minimum time in the exception state where the LTU or NTU are silent before returning to pre-activation. T_{PLL} shall be the time allocated for the NTU to pull in the LTU timing. The LTU shall transmit S_c for at least T_{PLL} seconds.

Table 9.3: Timeout values

Parameter	Name	Value
Time from start of Data _c or Data _r to valid SDSL payload data	T _{PayloadValid}	1 s
Minimum silence time from exception condition to start of train	T _{Silence}	2 s
Time from start of S _c to NTU PLL lock	T _{PLL}	5 s

9.2 PMD preactivation sequence

This clause describes waveforms at the loop interface and associated procedures during preactivation mode. The direct specification of the performance of individual receiver elements is avoided when possible. Instead, the transmitter characteristics are specified on an individual basis and the receiver performance is specified on a general basis as the aggregate performance of all receiver elements. Exceptions are made for cases where the performance of an individual receiver element is crucial to interoperability.

The Pre-Activation Communication Channel (PACC) shall use the modulation and message structure as described in ITU-T Recommendation G.994.1 [15]. The preactivation communication channel shall allow the selection of the synchronization word described in clause 7.1.5. Annex B specifies the use of ITU-T Recommendation G.994.1 [15] in the context of SDSL.

The four-wire mode is identical to M-pair mode with M = 2, except for the method of assigning ordinal numbers to the wire pairs. In the optional four-wire mode, Pair 1 and Pair 2 shall be determined during the preactivation sequence. Pair 1 shall be defined as the pair on which the final G.994.1 transaction is conducted. In the optional M-pair mode, the pair numbers are assigned to wire pairs as described in clause 7.2.1.

9.2.1 PMD preactivation reference model

The reference model of the preactivation mode of an LTU or NTU transmitter is shown in figure 9.5.




Figure 9.5: Preactivation reference model

The time index m represents the symbol time, and t represents analogue time. Since the probe signal uses 2-PAM modulation, the bit time is equivalent to the symbol time. The output of the scrambler is s(m). The scrambler is contained in the PMS-TC layer and is shown here only for clarity. The scrambler used in the PMD preactivation may differ from the PMS-TC scrambler used in the activation and data mode (see clause 9.2.3). The output of the mapper is y(m) and the output of the spectral shaper at the loop interface is z(t). d(m) is an initialization signal that shall be logical ones for all m. The probe modulation format shall be uncoded 2-PAM, with the symbol rate, spectral shape, duration, and power back-off selected by PACC. Probe results shall be exchanged by PACC.

In the optional M-pairs mode, the G.994.1 exchange shall follow the defined procedures for multi-pair operation. In this case, signals _{Pri} and _{Pci}, as described below, shall be sent in parallel on all wire pairs.

NOTE: For 3 and 4 pairs, the current G.994.1 annex B method of doing transactions on only one pair has some shortcomings when different parameter values, such as for PBO, might be required on each pair.

9.2.2 PMD preactivation sequence description

A typical timing diagram for the preactivation sequence is given in figure 9.6. Each signal in the preactivation sequence shall satisfy the tolerance values listed in table 9.4.




Figure 9.6: Typical timing diagram for preactivation sequence

Time	Parameter	Nominal value	Tolerance
t _{hp}	Time from end of handshake to start of remote probe	0,2 s	±10 ms
^t prd	Duration of remote probe	Selectable from 50 ms to 3,1 s	±10 ms
t _{ps}	Time separating two probe sequences	0,2 s	±10 ms
t _{prc}	Time separating last remote and first central probe sequences	0,2 s	±10 ms
t _{pcd}	Duration of central probe	Selectable from 50 ms to 3,1 s	±10 ms
t _{ph}	Time from end of central probe to start of handshake	0,2 s	±10 ms
t _{p-total}	Total probe duration, from end of the first G.994.1 session to the start of the second G.994.1 session	10 s maximum	
NOTE:	Tolerances are relative to the nominal or ideal value the preactivation sequence	e. They are not cum	ulative across

Table 9.4: Timing for preactivation signals

9.2.2.1 Signal P_{ri}

If the optional line probe is selected during the PACC session (see clause 9.2), the NTU shall send the remote probe signal. The symbol rate for the remote probe signal shall be negotiated during the PACC session, and shall correspond to the symbol rate used during activation for the specified data rate. If multiple remote probe symbol rates are negotiated during the PACC session, then multiple probe signals will be generated, starting with the lowest symbol rate negotiated and ending with the highest symbol rate negotiated. P_{ri} is the i^{th} probe signal (corresponding to the i^{th} symbol rate negotiated). Waveform P_{ri} shall be generated by connecting the signal d(m) to the input of the NTU scrambler as shown in figure 9.5. The PSD mask for P_{ri} shall be the upstream PSD mask used for signal C_r at the same symbol rate, and shall be selectable between the PSDs for activating at data rates of 192 kbit/s to 2 304 kbit/s in steps of 64 kbit/s. The duration (t_{prd}) and power back-off shall be the same for all P_{ri} , and shall be negotiated during the PACC session. The duration shall be selectable between 50 ms and 3,1 s in steps of 50 ms, and the power back-off shall be selectable between 0 dB and 15 dB in steps of 1 dB. The probe signal power back-off values can be selected using either the received PACC signal power or *a priori* knowledge. If no information is available, implementers are encouraged to select a probe power back-off of at least 6 dB. The first remote probe signal shall begin t_{hp} seconds after the end of the PACC session. There shall be a t_{ps} second silent interval between successive remote probe signals.

In the optional M-pairs mode, P_{ri} shall be sent in parallel on all wire pairs. The assignment of power back-off values in 4-wire/M-pair mode shall be as specified in clause 9.2.6.

9.2.2.2 Signal P_{ci}

The LTU shall send the central probe signal $t_{\rm prc}$ seconds after the end of the last remote probe signal. The symbol rate for the central probe signal shall be negotiated during the PACC session, and shall correspond to the symbol rate used during activation for the specified data rate. If multiple central probe symbol rates are negotiated during the PACC session, then multiple probe signals will be generated, starting with lowest symbol rate negotiated and ending with the highest symbol rate negotiated. Waveform P_{ci} is the ith probe signal (corresponding to the ith symbol rate negotiated). Waveform P_{ci} shall be generated by connecting the signal d(m) to the input of the LTU scrambler as shown in figure 9.5. The PSD mask for P_{ci} shall be the downstream PSD mask used for signal S_c at the same symbol rate, and shall be selectable between the PSDs for activating at data rates of 192 kbit/s to 2 304 kbit/s in steps of 64 kbit/s. The duration (t_{pcd}) and power back-off shall be the same for all P_{ci} , and shall be negotiated during the PACC session. The duration shall be selectable between 50 ms and 3,1 s in steps of 50 ms, and the power back-off_shall be selectable between 0 dB and 15 dB in steps of 1 dB. The probe signal power back-off values can be selected using either the received PACC signal power or a priori knowledge. If no information is available, implementers are encouraged to select a probe power back-off of at least 6 dB. There shall be a t_{ps} silent interval between successive central probe signals, and there shall be a t_{ph} second silent interval between the last central probe signal and the start of the following PACC session.

In the optional M-pair mode, P_{ci} shall be sent in parallel on all wire pairs. The assignment of power back-off values in 4-wire/M-pair mode shall be as specified in clause 9.2.6.

9.2.3 Scrambler

The scrambler used in the PMD preactivation has the same basic structure as the data mode scrambler, but can have a different scrambler polynomial. During the PACC session, the scrambler polynomial for each probe sequence is selected by the receiver from the set of allowed scrambler polynomials listed in table 9.5. The transmitter shall support all the polynomials in table 9.5. During PMD preactivation, the transmit scrambler shall use the scrambler polynomial selected by the receiver during the PACC session. The scrambler shall be initialized to all zero.

LTU polynomial **NTU** polynomial Index $s(n) = s(n-5) \oplus s(n-23) \oplus d(n)$ 0 $s(n) = s(n-18) \oplus s(n-23) \oplus d(n)$ 1 $s(n) = s(n-1) \oplus d(n)$ $s(n) = s(n-1) \oplus d(n)$ 2 $s(n) = s(n-2) \oplus s(n-5) \oplus d(n)$ $s(n) = s(n-3) \oplus s(n-5) \oplus d(n)$ 3 $s(n) = s(n-1) \oplus s(n-6) \oplus d(n)$ $s(n) = s(n-5) \oplus s(n-6) \oplus d(n)$ 4 $s(n) = s(n-3) \oplus s(n-7) \oplus d(n)$ $s(n) = s(n-4) \oplus s(n-7) \oplus d(n)$ 5 $s(n) = s(n-2) \oplus s(n-3) \oplus s(n-4)$ $s(n) = s(n-4) \oplus s(n-5) \oplus s(n-6)$ \oplus $s(n-8) \oplus d(n)$ \oplus $s(n-8) \oplus d(n)$

Table 9.5: Preactivation scrambler polynomials

9.2.4 Mapper

The output bits from the scrambler s(m), shall be mapped to the output level y(m), as described in clause 9.1.5.

9.2.5 Spectral shaper

The same spectral shaper shall be used for data mode and activation mode as described in clause 9.3.5.

9.2.6 Power Back-Off

In order to save power and reduce ingress to other xDSL transmission systems, power back-off shall be implemented. The selected power back-off value shall be communicated through the use of parameter selections during the preactivation procedure. The power back-off value shall be selected to meet the requirements shown in table 9.6, which shall be understood as a minimum requirement.

The power back-off calculations are based on "Estimated Power Loss" (EPL), which is defined as:

EPL = Transmit power - Estimated receive power evaluated for the data mode PSD.

No explicit specification is given herein for the method of calculating "Estimated Receive Power". Depending upon the application, this value may be determined based on line probe results, a priori knowledge or levels of tones used during the preactivation procedure.

The power back-off that is applied shall be no less than the default power back-off, and it shall not exceed the maximum power back-off value.

Estimated power loss/dB	Maximum power back-off/dB	Default power back-off/dB
EPL≥6	31	0
5 ≤ EPL < 6	31	1
4 ≤ EPL < 5	31	2
3 ≤ EPL < 4	31	3
2 ≤ EPL < 3	31	4
1 ≤ EPL < 2	31	5
0 ≤ EPL < 1	31	6

Table 9.6: Required power back-off values

In the four-wire mode or M-pair mode, power back-off value PBO-1 shall be assigned to the pair on which the final G.994.1 transaction is conducted. Power back-off value PBO-2 shall be assigned to the remaining pair or pairs.

9.2.7 PMMS target margin

PMMS target margin is used by the receiver to determine if a data rate can be supported with this margin under current noise and/or reference worst-case noise. A data rate may be included in the capabilities list resulting from line probe only if the estimated SNR associated with that data rate minus the SNR required for BER = 10^{-7} is greater than or equal to the target margin in dB. If both worst-case target margin and current-condition target margin are specified, then the capabilities exchanged shall be the intersection of data rates calculated using each noise condition separately.

The use of negative target margins with respect to reference worst-case noise corresponds to reference noise with fewer disturbers. This may be applicable when the number of disturbers is known to be substantially fewer than specified by the reference worst-case noise. Use of negative target margins with respect to current-conditions is not advised. Use of the current-condition target margin mode may result in retrains if the noise environment changes significantly.

If the optional line probe is selected during the G.994.1 session, the receiver shall use the negotiated target margin. If worst-case PMMS target margin is selected, then the receiver shall assume the disturbers of table 9.7 to determine if a particular rate can be supported. Reference crosstalk shall be computed using the cable crosstalk models of clause 12.5.2, assuming infinite loop length so that FEXT components are ignored and NEXT is independent of loop length. The reference crosstalk specified in this clause may not be representative of worst-case conditions in all networks. Differences between crosstalk environments may be compensated by adjusting the target margin.

Table 9.7: Reference disturbers used during PMMS for worst-case target margin

Rate (kbit/s)	PSD (direction)	Reference disturber
all	Symmetric (US/DS)	49 SDSL
2 048	Asymmetric (US)	49 SDSL-SYM with fsym = 685 333 Hz
2 048	Asymmetric (DS)	49 SDSL-SYM with fsym = 685 333 Hz
2 304	Asymmetric (US)	49 SDSL-SYM with fsym = 770 667 Hz
2 304	Asymmetric (DS)	49 SDSL-SYM with fsym = 770 667 Hz

9.3 Data mode

This clause describes the waveform at the line interface during data mode given the input bit stream from the TC layer.

9.3.1 Data mode PMD reference model

The block diagram of the data mode PMD layer of an LTU or NTU transmitter is shown in figure 9.7.




Figure 9.7: Data mode PMD reference model

The time index n represents the bit time, the time index m represents the symbol time, and t represents analogue time. The input from the TC layer is f(n), s(n) is the output of the scrambler. The scrambler is contained in the PMS-TC layer and is shown here only for clarity. x(m) is the output of the UC-PAM (Ungerboeck Coded Pulse Amplitude Modulation) encoder, y(m) is the output of the channel precoder, and z(t) is the analogue output of the spectral shaper at the line interface. When transferring K information bits per one-dimensional PAM symbol, the symbol duration is K times the bit duration, so the K values of n for a given value of m are $\{mK, mK + 1, ..., mK + K - 1\}$.

In the optional M-pair mode, M separate PMD sublayers are active - one for each wire pair. In this case, *n* represents the bit time for each wire pair rather than the aggregate system line rate.

9.3.1.1 PMD rates

The transmission is 16 UC-PAM. There are 3 data bits and 1 redundant bit transmitted each symbol. The TU shall support a line rate of $(n \times 64 + i \times 8 + 8)$ kbit/s, where n is an integer value from 3 to 36 and i is an integer value from 0 to 7. The tolerance on the symbol rate shall be ± 32 ppm.

9.3.2 Scrambler

The scrambler in the LTU and the NTU transmitters are described in clause 7.1.6. While the frame sync bits and stuff bits are present at f(n), the scrambler shall not be clocked and f(n) shall be directly connected to s(n).

9.3.3 UC-PAM encoder

The block diagram of the UC-PAM encoder is shown in figure 9.8. The serial bit stream from the scrambler s(n) shall be converted to a K-bit parallel word at the m^{th} symbol time, then processed by the convolutional encoder. The resulting K+1-bit word shall be mapped to one of 2^{K+1} pre-determined levels forming x(m).




Figure 9.8: Block diagram of the UC-PAM encoder

9.3.3.1 Serial-to-parallel converter

The serial bit stream from the scrambler, s(n), shall be converted to a K-bit parallel word $\{X_1(m) = s(mK), X_2(m) = s(mK+1), ..., X_K(m) = s(mK+K-1)\}$ at the m^{th} symbol time, where $X_1(m)$ is the first in time.

9.3.3.2 Convolutional encoder

Figure 9.9 shows the feed forward non-systematic convolutional encoder, where T_s is a delay of one symbol time, " \oplus " is binary exclusive-OR, and " \otimes " is binary AND. $X_1(m)$ shall be applied to the convolutional encoder, $Y_1(m)$ and $Y_0(m)$ shall be computed, then $X_1(m)$ shall be shifted into the shift register.




Figure 9.9: Block diagram of the convolutional encoder

The binary coefficients a_I and b_I shall be passed to the encoder from the receiver during the activation phase specified in clause 9.1. A numerical representation of these coefficients is A and B, where:

$$A = a_{20} \bullet 2^{20} + a_{19} \bullet 2^{19} + a_{18} \bullet 2^{18} + \ldots + a_0 \bullet 2^0$$

and:

$$B = b_{20} \bullet 2^{20} + b_{19} \bullet 2^{19} + b_{18} \bullet 2^{18} + \dots + b_0 \bullet 2^0$$

The specific choice of Ungerboeck code is vendor specific. The Ungerboeck code shall be chosen such that the system performance requirements are satisfied.

9.3.3.3 Mapper

For K = 3, the bits $Y_3(m)$, $Y_2(m)$, $Y_1(m)$, and $Y_0(m)$ shall be mapped to a level x(m) as specified in table 9.8.

Trellis encoder output, Level x(m) $Y_3(m) Y_2(m) Y_1(m) Y_0(m)$ (see note) 0000 -15/16 0001 -13/16 0010 -11/16 0011 -9/16 0100 -7/16 0101 -5/16 0110 -3/16 0111 -1/16 1100 1/16 1101 3/16 1110 5/16 1111 7/16 1000 9/16 1001 11/16 1010 13/16 1011 15/16 NOTE: The values are fractions of the value 1 as defined in clause 9.3.4.

Table 9.8: Data mode bit-to-level mapping

9.3.4 Channel precoder

The block diagram of channel precoder is shown in figure 9.10, where T_s is a delay of one symbol time.




Figure 9.10: Block diagram of the channel precoder

The coefficients C_k of the precoder filter shall be transferred to the channel precoder as described in clause 7.2.1.2. The output of the precoder filter v(m) shall be computed as follows:

$$v(m) = \sum_{k=1}^{N} C_k y(m-k)$$

The function of the modulo block shall be to determine y(m) as follows: for each value of u(m), find an integer d(m) such that:

$$-1 \le u(m) + 2d(m) < 1$$

and then:

$$y(m) = u(m) + 2d(m)$$

9.3.5 Spectral shaper

The spectral shaper for the LTU and the NTU transmitters shall operate on the output of the respective precoders (data mode) or mappers (activation and preactivation mode). The analogue output z(t) of the spectral shaper is coupled to the loop, and shall have a power spectral density, which is limited by masks, and have a limited total power. Power and power spectral density is measured into a load impedance of 135 Ω . The power spectral density for all modes, including preactivation probing signals, shall be measured with a 10 kHz resolution bandwidth.

NOTE: Large PSD variations over narrow frequency intervals (for example near the junction of the main lobe with the noise floor) might require a smaller Resolution BandWidth (RBW) to be used. A good rule of thumb is to choose RBW such that there is no more than 1dB change in the signal PSD across the RBW. It may be necessary to disregard spurious interference peaks observed when using narrow resolution bandwidths.

9.4 PSD masks

For all data rates, the measured transmit PSD of each LTU or NTU shall not exceed the PSD masks specified in this clause (PSDMASK_{SDSL}(f)), and the measured total power measured into a load impedance of 135 Ω shall fall within the range specified in this clause ($P_{SDSL} \pm 0.5 \text{ dB}$). The symmetric PSD masks shall be mandatory, and the asymmetric PSD masks shall be optional. Table 9.9 lists the supported PSDs and the associated constellation sizes.

Table 9.9: PSD and constellation size

Symmet	ric PSDs	Asymmetric PSDs			
DS	US	DS US DS US			
Coded 16-PAM	Coded 16-PAM	Coded 16-PAM	Coded 16-PAM	Coded 8-PAM	Coded 16-PAM
Mandatory		Optional		For further study	

9.4.1 Symmetric PSD masks

For all values of framed data rate available in the LTU or NTU, the following set of PSD masks (PSDMASK_{SDSL}(f)) shall be selectable:

$$PSDMASK_{SDSL}(f) = \begin{cases} P_1(f) = 10^{\frac{-PBO}{10}} \times \frac{K_{SDSL}}{R_s} \times \frac{1}{f_{sym}} \times \frac{\left[\sin\left(\frac{\pi f}{f_{sym}}\right)\right]^2}{\left(\frac{\pi f}{f_{sym}}\right)^2} \times \frac{1}{1 + \left(\frac{f}{f_{3dB}}\right)^{2 \times Order}} \times 10^{\frac{MaskOffsetdB(f)}{10}} [W/Hz] & f < f_{int} \end{cases}$$

$$P_2(f) = 0.5683 \times 10^{-4} \times f^{-1.5} & f_{int} \le f \le 1.5 \text{ MHz}$$

$$P_3(f) = -90 \text{ dBm/Hz peak with maximum power in a } [f, f + 1 \text{ MHz}] \text{ window of } -50 \text{ dBm}$$

$$1.5 \text{ MHz} < f \le f_{max}$$

where:

PBO = the Power Back-Off value in dB, as defined in clause 9.2.6

 K_{sdsl} , f_{sym} , f_{3dB} and Order are defined in table 9.10

f = frequency in Hz

 $R_s = 135 \Omega$

$$MaskOffsetdB(f) = \begin{cases} 1 + 0.4 \times \frac{f_{3dB} - f}{f_{3dB}} & [dB], & f < f_{3dB} \\ 1 & [dB], & f \ge f_{3dB} \end{cases}$$

 f_{int} = lowest frequency above f_{3dB} where the expressions for $P_1(f)$ and $P_2(f)$ intersect

 $f_{\text{max}} = 11,040 \text{ MHz}$

Table 9.10: Symmetric PSD parameters

Payload data rate, R (bit/s)	K _{SDSL} (V ²)	Order	f _{sym} (Hz)	f _{3dB} (Hz)	P _{SDSL} (dBm)
$R < 2.048 \times 10^3 \text{ bit/s}$	7,86	6	(R + 8 000 bit/s) / (3bit)	1,0 x f _{sym} / 2	$P1(R) \le P_{SDSL} \le 13,5 \text{ dBm}$
$R \ge 2.048 \times 10^3 \text{ bit/s}$	9,90	6	(R + 8 000 bit/s) / (3bit)	1,0 x f _{sym} / 2	14,5 dBm

P1(R) with R given in bit/s- is defined as follows:

$$P1(R) = 0.3486 \log_2 (R + 8000) + 6.06$$

For 0 dB power back-off, the measured transmit power measured into a load impedance of 135 Ω shall fall within the range $P_{SDSL} \pm 0.5$ dB where P_{SDSL} is defined in table 9.10. For power back-off values other than 0 dB, the measured transmit power measured into a load impedance of 135 Ω shall fall within the range $P_{SDSL} \pm 0.5$ dB minus the power back-off value in dB. The measured transmit PSD measured into a load impedance of 135 Ω shall remain below PSDMASK_{SDSL}(f). The inband PSD for 0 MHz < f < 1.5 MHz shall be measured with a 10 kHz resolution bandwidth (see note in clause 9.3.5).

Figure 9.11 shows the PSD masks with 0 dB power back-off for data rates of 256 kbit/s, 512 kbit/s, 768 kbit/s, 1 536 kbit/s, 2 048 kbit/s and 2 304 kbit/s plus 8 kbit/s of overhead.





Figure 9.11: Symmetric PSD masks for 0 dB power back-off

The equation for the nominal PSD measured at the terminals is:



where:

PBO = the Power Back-Off value in dB, as defined in clause 9.2.6

 $\rm K_{\rm sdsl},\,f_{\rm sym},\,f_{\rm 3dB}$ and Order are defined in table 9.10

f = frequency in Hz

 $R_s = 135 \Omega$

 $f_{\rm c}$ is the transformer cut-off frequency, assumed to be 5 kHz

 f_{int} = lowest frequency above f_{3dB} where the expressions for $P_1(f)$ and $P_2(f)$ intersect

 $f_{\text{max}} = 11,040 \text{ MHz}$

The inband PSD for 0 MHz < f < 1,5 MHz shall be measured with a 10 kHz resolution bandwidth (see note in clause 9.3.5). Figure 9.12 shows the nominal transmit PSDs with 13,5 dBm power for data rates of 256 kbit/s, 512 kbit/s, 768 kbit/s, 1536 kbit/s, 2048 kbit/s and 2304 kbit/s plus 8 kbit/s of overhead.

NOTE 1: The nominal PSD is given for information only.




Figure 9.12: Nominal symmetric PSDs for 0 dB power back-off

NOTE 2: The out of band value $(P_3(f))$ is under study and may change to reflect a common value for all DSL systems.

9.4.2 Asymmetric 2 048 kbit/s and 2 304 kbit/s PSD masks

The asymmetric PSD mask set specified in this clause shall optionally be supported for the 2 048 kbit/s and the 2 304 kbit/s payload data rate.

NOTE 1: Power and power spectral density are measured into a load impedance of 135 Ω .

NOTE 2: Other optional asymmetric PSD masks are for further study.

For the 2 048 kbit/s and the 2 304 kbit/s payload data rates available in the LTU or NTU, the following set of PSD masks (PSDMASK_{SDSL}(f)) shall be selectable:

$$PSDMASK_{SDSL}(f) = \begin{cases} P_1(f) = 10^{\frac{-PBO}{10}} \times \frac{K_{SDSL}}{R_s} \times \frac{1}{f_x} \times \frac{\left[\sin\left(\frac{\pi f}{f_x}\right)\right]^2}{\left(\frac{\pi f}{f_x}\right)^2} \times \frac{1}{1 + \left(\frac{f}{f_{3dB}}\right)^{2 \times Order}} \times 10^{\frac{MaskOffsetdB(f)}{10}} [W/Hz] & f < f_{int} \end{cases}$$

$$P_2(f) = 0,5683 \times 10^{-4} \times f^{-1,5} & f_{int} \le f \le 1,5 \text{ MHz}$$

$$P_3(f) = -90 \text{ dBm/Hz peak with maximum power in a } [f, f + 1 \text{ MHz}] \text{ window of } -50 \text{ dBm} \qquad 1,5 \text{ MHz} < f \le f_{max} \end{cases}$$

PBO = the Power Back-Off value in dB, as defined in clause 9.2.6

 K_{sdsl} , f_x , f_{3dB} and Order are defined in table 9.11

f = frequency in Hz

$$R_s = 135 \Omega$$

$$MaskOffsetdB(f) = \begin{cases} 1 + 0.4 \times \frac{f_{3dB} - f}{f_{3dB}} & [dB], & f < f_{3dB} \\ 1 & [dB], & f \ge f_{3dB} \end{cases}$$

 f_{int} = lowest frequency above f_{3dB} where the expressions for $P_1(f)$ and $P_2(f)$ intersect

 $f_{\text{max}} = 11,040 \text{ MHz}$

Table 9.11: Asymmetric PSD parameters

Payload data rate (bit/s)	Transmitter	K _{SDSL} (V ²)	Order	f _x (Hz)	f _{3dB} (Hz)	P _{SDSL} (dBm)
2 048 x 10 ³ bit/s	LTU	16,86	7	1 370 667 Hz	548 267 Hz	16,25 dBm
2 048 x 10 ³ bit/s	NTU	15,66	7	685 333 Hz	342 667 Hz	16,50 dBm
2 304 x 10 ³ bit/s	LTU	12,48	7	1 541 333 Hz	578 000 Hz	14,75 dBm
2 304 x 10 ³ bit/s	NTU	11,74	7	770 667 Hz	385 333 Hz	15,25 dBm

For 0 dB power back-off, the measured transmit power measured into a load impedance of 135 Ω shall fall within the range $P_{SDSL} \pm 0.5$ dB where P_{SDSL} is defined in table 9.11. For power back-off values other than 0 dB, the measured transmit power measured into a load impedance of 135 Ω shall fall within the range $P_{SDSL} \pm 0.5$ dB minus the power back-off value in dB. The measured transmit PSD measured into a load impedance of 135 Ω shall remain below PSDMASK_{SDSL}(f). The inband PSD for 0 MHz < f < 1.5 MHz shall be measured with a 10 kHz resolution bandwidth (see note in clause 9.3.5).

Figure 9.13 shows the asymmetric PSD masks with 0 dB power back-off for payload data rates of 2 048 kbit/s and 2 304 kbit/s.





Figure 9.13: Asymmetric PSD masks for 0 dB power back-off

The equation for the nominal PSD measured at the terminals is:



where:

PBO = the Power Back-Off value in dB, as defined in clause 9.2.6

 $\rm K_{sdsl},\, f_x,\, f_{3dB}$ and Order are defined in table 9.11

f = frequency in Hz

 R_s = 135 Ω

 $f_{_{\rm c}}$ is the transformer cut-off frequency, assumed to be 5 kHz

 f_{int} = lowest frequency above f_{3dB} where the expressions for $P_1(f)$ and $P_2(f)$ intersect

 $f_{\text{max}} = 11,040 \text{ MHz}$

The inband PSD for 0 MHz < f < 1,5 MHz shall be measured with a 10 kHz resolution bandwidth (see note in clause 9.3.5). Figure 9.14 shows the nominal transmit PSDs with 0 dB power back-off for payload data rates of 2 048 kbit/s and 2 304 kbit/s.

NOTE 3: The nominal PSD is given for information only.




Figure 9.14: Nominal asymmetric PSDs for 0 dB power back-off

NOTE 4: The out of band value $(P_3(f))$ is under study and may change to reflect a common value for all DSL systems.

10 Operation and maintenance

10.1 Management reference model




Figure 10.1: Management reference model

Figure 10.1 shows the management reference model for user data transport over SDSL. This example includes two regenerator units for informative purposes. The presence of two regenerators is not intended to be a requirement or limit. An SDSL segment is characterized by a metallic transmission medium utilizing an analogue coding algorithm, which provides both analogue and digital performance monitoring at the segment entity. An SDSL segment is delimited by its two end points, known as segment terminations. An SDSL segment termination is the point at which the analogue coding algorithms end and the subsequent digital signal is monitored for integrity.

All SDSL performance monitoring data is transported over the eoc. The fixed indicator bits in the SDSL frame *losd*, *sega*, *segd* and *ps* are used for rapid communication of interface or SDSL segment defects, which may lead to protection switching. In addition, the fixed indicator bits may be used for rapid alarm filtering SDSL segment failures.

10.2 SDSL primitives and failures

10.2.1 Cyclic Redundancy Check anomaly (CRC)

A CRC anomaly shall be declared when the crc-bits generated locally on the data in the received SDSL frame do not match the crc-bits (*crc1 - crc6*) received from the transmitter. A CRC anomaly only pertains to the frame over which it was declared.

10.2.2 SEGment Anomaly (SEGA)

An upstream segment anomaly shall be declared when any signal regenerator declares a CRC anomaly for an SDSL frame moving in the direction from NTU to LTU. A downstream segment anomaly shall be declared when any signal regenerator declares a CRC anomaly for an SDSL frame moving in the direction from LTU to NTU. A segment anomaly indicates that a regenerator operating on a segment has received corrupted data and therefore the regenerated data is unreliable. The purpose of segment anomaly is to ensure internal SDSL PMD integrity; it is not intended to be reported to an external management entity. A segment anomaly is indicated via the *sega*-bit in the SDSL frame.

10.2.3 Loss of Sync Word defect (LOSW defect)

This defect is indicated in the eoc through message ID 140 and from regenerators additionally through segd-bit.

In plesiochronous mode, a LOSW defect shall be declared when at least 3 consecutive received frames contain one or more errors in the framing bits. The term framing bits shall refer to that portion of *Sync word*, *stuffing bits* and *stuff indicator bits*, which are used for frame synchronization. A LOSW defect shall be cleared when at least 2 consecutive received frames contain no errors in the framing bits.

In synchronous mode, a LOSW defect shall be declared when at least 3 consecutive received frames contain one or more bit errors in the Frame Sync Word. A LOSW defect shall be cleared when at least 2 consecutive received frames contain no errors in the frame sync word.

10.2.4 SEGment Defect (SEGD)

An upstream segment defect shall be declared when any signal regenerator declares a LOSW defect for data moving in the direction from NTU to LTU. A downstream segment defect shall be declared when any signal regenerator declares a LOSW defect for data moving in the direction from LTU to NTU. A segment defect indicates that a regenerator has lost SDSL synchronization and therefore the regenerated data is unavailable. A segment defect shall be cleared when all regenerators have no LOSW defects. This primitive is typically reported to an external management entity and is used to ensure timely protection switching, alarm filtering, etc. A segment defect is indicated via the *segd*-bit in the SDSL frame.

10.2.5 Loop Attenuation Defect

A Loop Attenuation Defect shall be declared when the observed Loop Attenuation is at a level higher than the configured threshold (see clause 10.5.5.7.5).

10.2.6 SNR Margin Defect

An SNR Margin Defect shall be declared when the observed SNR Margin is at a level lower than the configured threshold (see clause 10.5.5.7.5). SNR Margin is defined as the maximum dB increase in equalized noise or the maximum dB decrease in equalized signal that a system can tolerate and maintain a BER of 10⁻⁷.

NOTE: The SNR Margin assumes additive Gaussian noise.

10.2.7 LOss of Sync Word Failure (LOSW failure)

This defect is indicated in the eoc through message ID 141 and from regenerators additionally through segd-bit.

An LOSW failure shall be declared after $2.5 \text{ s} \pm 0.5 \text{ s}$ of contiguous LOSW defect. The LOSW failure shall be cleared when the LOSW defect is absent between 2 s and 20 s. The minimum hold time for indication of LOSW failure shall be 2 s.

10.2.8 Loss of local power

The NTU shall indicate loss of local power to the LTU through *ps*-bit. The NTU shall be able to send the ps-bit in at least 1 and preferably 3 consecutive frames after losing local power. If the ps-bit is set for less than three frames, it is up to the application at the LTU layer to determine the validity of the message.

10.2.9 Loss Of Signal (LOS)

The Loss Of Signal flag (LOS = ONE) indicates that no signal is detected on the line. LOS = ZERO indicates that a signal has been detected. The LOS at the NTU side is set to zero as soon as the S_c signal is detected. The LOS at the LTU side is set to zero as soon as the S_r signal is detected. LOS at the line side of the LTU, NTU or REG leads to a deactivation of the respective path after 2 s and therefore always results in an LOS message from the SDSL core to the Operation & Maintenance (O&M) functional block in the LTU. The LTU O&M unit cannot determine however the location of the fault.

10.3 SDSL line related performance parameters

10.3.1 Code Violation (CV)

The SDSL parameter Code Violation is defined as a count of the SDSL CRC anomalies occurring during the accumulation period. This parameter is subject to inhibiting - see clause 10.3.6.

10.3.2 Errored Second (ES)

The SDSL parameter Errored Second is defined as a count of 1 s intervals during which one or more CRC anomalies are declared and/or one or more LOSW defects are declared. This parameter is subject to inhibiting - see clause 10.3.6.

10.3.3 Severely Errored Second (SES)

The SDSL parameter Severely Errored Second is defined as a count of 1 s intervals during which at least 50 CRC anomalies are declared or one or more LOSW defects are declared. (50 CRC anomalies during a 1 s interval is equivalent to a 30 % errored frame rate for a nominal frame length.) This parameter is subject to inhibiting - see clause 10.3.6.

10.3.4 LOSW Second (LOSWS)

The SDSL parameter LOSW Second is defined as a count of 1 s intervals during which one or more SDSL LOSW defects are declared.

10.3.5 UnAvailable Second (UAS)

The SDSL parameter Unavailable Second is a count of 1 s intervals for which the SDSL line is unavailable. The SDSL line becomes unavailable at the onset of 10 contiguous SESs. The 10 SESs are included in the unavailable time. Once unavailable, the SDSL line becomes available at the onset of 10 contiguous seconds with no SESs. The 10 s with no SESs are excluded from unavailable time.

10.3.6 Inhibiting rules

- UAS parameter counts shall not be inhibited;
- ES and SES shall be inhibited during UAS. Inhibiting shall be retroactive to the onset of unavailable time and shall end retroactively to the end of unavailable time;
- the CV parameter shall be inhibited during SES.

Further information on inhibiting rules and how ES and SES are decremented can be found in RFC 2495 [20].

10.4 Performance data storage

Performance history for all SDSL segment endpoints shall be maintained at the LTU. In order to support SDSL performance history storage at the LTU, each SDSL network element shall monitor performance and maintain a modulo counter for each performance parameter that is specified in clauses 10.5.5.7.15 and 10.5.5.7.16, as appropriate. No initialization of these modulo counters is specified or necessary. By comparing the current reading of the modulo counter with the previous reading stored in memory, the data base manager in the LTU can determine the number of counts to add to the appropriate performance history bin. (Note that the number of counts may decrease under some fault conditions - see clause 10.3 for additional information.) The modulo counters are reported in the SDSL Performance Status Messages (see clauses 10.5.5.7.15 and 10.5.5.7.16).

In order to monitor ES and SES, each SDSL element shall maintain a 1 s timer and an 8 bit modulo counter for each receiver. (An NTU or LTU shall have 1 counter. A signal regenerator shall have 2 counters.) The corresponding counter shall be incremented for every ES or SES that is declared. The LTU shall collect performance history by polling each SDSL network element with a time interval that precludes overflow of the modulo counter. The LTU should maintain performance history registers for each SDSL segment endpoint. The performance history registers shall include the total collected counts for the current 15 minute period, 32 previous 15 minute periods, current 24 hour period, and 7 previous 24 hour periods.

10.5 SDSL embedded operations channel (eoc)

10.5.1 eoc management reference model

The LTU shall maintain a management information database for external access by network management or via craft terminal interface.

Optionally, the NTU may maintain a management information database, which can be locally accessed (through a craft terminal interface). This is particularly useful when the LTU, due to fault conditions, is unreachable via the eoc.

Access to the management information database from craft terminal interfaces on attached units shall be provided through a virtual terminal interface.

10.5.2 eoc overview and reference model

The eoc allows terminal units to maintain information about the span. There are two basic flows of data, differentiated by which terminal unit initiates the data flow (and subsequently stores the information for external access.) The data flow initiating from the LTU is mandatory. The data flow initiating from the NTU is optional, but all units must respond to requests in either direction of data flow. In all cases the "master database" shall be stored at the LTU and all conflicts shall be resolved in favour of the LTU (i.e. the information at the LTU takes precedence). The data flows are illustrated in table 10.1 for a 2 regenerator link (Q denotes a query or command message, R denotes a response message). Up to 8 regenerators are supported by the protocol definition. Asterisks denote optional message transmissions.

Messages from LTU Msg(src,dest)	Messages from REG1 Msg(src,dest)	Messages from REG2 Msg(src,dest)	Messages from NTU Msg(src,dest)
Q(1,3) →	→ Process		
Process ←	← R(3,1)		
Q(1,4) →	→ Forward →	→ Process	
Process ←	← Forward ←	← R(4,1)	
Q(1,2) →	→ Forward →	→ Forward →	→ Process
Process ←	← Forward ←	← Forward ←	←R(2,1)
		Process ←	←Q(2,3)*
		R(3,2) →	→ Process
	Process ←	← Forward ←	←Q(2,4)*
	R(4,2) →	→ Forward →	→ Process
Process ←	← Forward ←	← Forward ←	←Q(2,1)*
R(1,2) →	→ Forward →	→ Forward →	→ Process

Table 10.1: Illustration of eoc flow with 2 regenerators

The data link layer of SDSL eoc checks the FCS and if valid passes the packet to the network layer. If the CRC is invalid the entire packet is ignored. The network layer consists of three possible actions: Process, Forward, and Ignore/Terminate. Process means that the source address and HDLC information field are passed on to the application layer. Forward means that the packet is sent onward to the next SDSL element. (Note that only REGs will forward packets.) Ignore/Terminate means that the HDLC packet is ignored and is not forwarded. An REG may both process and forward a packet in the case of a broadcast message. If the segment is not active in the forwarding direction, the REG shall discard the packet instead. When the segment is active in the forwarding direction, the maximum forwarding delay in an REG shall be 300 ms. All retransmission and flow control is administered by the LTU or NTU.

To accommodate the dual data flows, SDSL regenerators have dual addresses as shown in table 10.1. One address is for communication with the LTU and the other address is for communication with the NTU. During Discovery, the LTU and optionally the NTU send discovery probe messages, which propagate across the span and allow the REGs to be numbered via a hop count field in the message. This process is explained in detail below.

The SDSL terminal units communicate unidirectionally and thus have only one address. The LTU is assigned a fixed address of 1 and the NTU is assigned a fixed address of 2. At power-up, each REG is assigned the address of 0 for each direction. Under a LOSW failure condition, the REG shall reset its source address to 0 for the direction in which the LOSW failure exists. The REG source address shall be changed from 0 if and only if a discovery probe message is received and processed. In this way, a regenerator will only communicate in the direction of a database. For instance, if a regenerator receives a probe message from the LTU and not from the NTU then its address will remain 0 in the direction towards the remote.

10.5.3 eoc start-up

After loop activation, the SDSL eoc goes through three initialization stages: Discovery, Inventory and Configuration. During Discovery, the LTU and optionally the NTU will learn if any mid-span regenerators exist and their addresses will be determined. During Inventory, the LTU will poll each REG and the NTU to establish inventory information on each element for the terminal unit's database. (Similarly, the NTU may poll each REG and the LTU to establish its own database, although this is optional.) During Configuration, the LTU configures the NTU and any REGs for alarm thresholds, signal characteristics, etc. There is no enforcement of the order or time of the Inventory and Configuration phases; the initiating LTU or NTU is in control.

Table 10.2 is an example of Discovery starting from the LTU and then followed by an optional Discovery initiated by the NTU. Although these are shown sequentially in this example, they are actually independent; it is not necessary for the NTU to wait until it received the probe from the LTU before initiating its own Discovery phase. The NTU may send its probe as soon as its eoc is active. The Discovery Response contains the current hop count, the vendor ID, eoc version and an indication of LOSW in the forward direction (i.e. in the direction of eoc flow that is opposite to the direction that the Discovery Response is sent).

Table 10.2: Illustration of eoc discovery phase

Messages from LTU Msg(src,dest,h)	Messages from REG1	Messages from REG2	Messages from NTU	
	Msg(src,dest,h)	Msg(src,dest,h)	Msg(src,dest,h)	
DP(1,0,0)→				
	← DR(3,1,1)			
	DP(0,0,1)→			
	←Forward ←	← DR(4,1,2)		
		DP(0,0,2)→		
	←Forward ←	←Forward ←	← DR(2,1,3)	
			← DP(2,0,0)	
		DR(3,2,1)→		
		← DP(4,0,1)		
	DR(4,2,2)→	→Forward →		
	← DP(3,0,2)			
DR(1,2,3) →	→Forward →	→Forward →		
NOTE: h = hop count, DP = Discovery Probe, DR = Discovery Response.				

After the initiator (LTU and optionally NTU) has received a Discovery Response message from an element, it shall then begin the Inventory phase for that particular element. This is accomplished by polling that particular element for its inventory information. After the initiator has received the inventory information for a unit, it shall then begin the Configuration phase by sending the appropriate configuration information to the corresponding element. The Inventory and Configuration phases operate independently for each responding terminal/regenerator unit.

To ensure interoperability, the behaviour of slave or responding units is carefully specified by the present document. The particular method for handling dropped packets or no response is left to the discretion of the initiating LTU or NTU.

Table 10.3 shows the eoc state table for the network side of an REG. Note that an identical, but independent, state machine exists for the customer side of an REG to support messages originating from the NTU.

The state machine consists of 3 states: Offline, Discovery, and eoc Online. The Offline state is characterized by LOSW failure (a loss of SDSL sync). The Discovery state is characterized by an unknown address. Once the address is learned through the Discovery message, the REG enters the eoc online or active state. At this point, the REG will respond to inventory, configuration, maintenance, or other messages from the LTU.

Action

Table 10.3: REG network eoc state table

Offline state

Event	Action				
Network LOSW = 0	eoc state = Discovery Ready;				
Dis	Discovery ready state				
Event	Action				
Network LOSW = 1	Network eoc address = 0;				
	Network eoc state = offline;				
Discovery probe message received from the	Increment hop count				
network side	Set network eoc address to hop count + 2;				
	Compose and present Discovery message to customer side				
	application layer;				
	Send Discovery response to LTU;				
	Network eoc state = eoc online;				
Message with address not equal to unit's	Request forwarding of the message from the Customer side				
address received from the Network side.	network layer;				
Message forwarding requested from customer	Send requested message toward network if eoc idle;				
side					
	eoc online state				
Event	Action				
Network LOSW = 1	Network eoc Address = 0;				
	Network eoc State = Offline;				
Discovery message received from the network					
side	Set network eoc address to hop count + 2;				
	Compose and present Discovery message to customer side				
	application layer;				
NA COLL LA CARRENT	Send Discovery Response to LTU;				
Message with broadcast destination address	Process the message;				
received from the Network side	Request the customer side eoc network layer to forward the				
NA	message;				
Message with unit's destination address or	Process the message;				
address 0 received from the network side	Demost forwarding of space to be said.				
Message with address not equal to unit's	Request forwarding of message from the customer side				
address received from the network side	network layer;				
ha e e e e e e e e					
Message forwarding requested from customer side network layer	Send requested message toward network as soon as eoc available				

10.5.4 Remote management access

Event

The LTU shall maintain the master management database for each SDSL segment. (An optional second database is maintained at the NTU.) Other units are only required to store enough information to accurately send information via the eoc. The information contained in the master database shall be accessible from any SDSL unit that has a craft terminal port and from network management if it is available. The craft terminal access is in the form of a virtual terminal interface (or virtual craft terminal interface). This interface is defined so that it can be used by any attached unit to access the terminal screen of another unit. Support for this feature is optional, with the exception of the LTU, which shall support the host side of at least one remote terminal connection. (Whether this interface can be active simultaneously with local craft terminal access to the LTU is a vendor decision and beyond the scope of the present document.) The virtual terminal interface consists of connect, disconnect, keyboard, and screen messages. After a connection has been established, input characters from the craft terminal port are sent in keyboard data messages to the host unit. The host unit, in turn, shall send information in the form of ASCII text and ASCII control codes, and screen control functions in screen messages, whose contents are transmitted back to the craft terminal port. The host unit shall echo characters.

The method for determining that remote access through the local craft terminal port is desired or should be terminated is vendor specific, and beyond the scope of the present document. Whatever method is used, capability for transmitting all valid key sequences (ASCII characters and control codes) shall be provided.

10.5.5 eoc transport

The eoc shall be transported in the SDSL frame in bits eoc1 through eoc20. Five octets are contained in each two SDSL frames, with specified alignment. The least significant bit (LSB) of the octets are located in bits 1, 9, and 17 of the eoc bits in the first frame and bits 5 and 13 of the second frame; each octet is transmitted LSB first. Octet alignment across frames is achieved through detection of the alignment of the HDLC sync pattern (7E₁₆).

10.5.5.1 eoc data format

Numerical data and strings are placed in the eoc with octet alignment. Data items that are not an integral number of octets may be packed together to minimize message sizes.

Numerical fields shall be transmitted most significant octet first, least significant bit first within an octet.

Strings shall be represented in the data stream with their first character (octet) transmitted first. Strings shall be padded with spaces or terminated with a NULL (00_{16}) to fill the allocated field size. String fields are fixed length so characters after a NULL in a string data field are "don't care".

10.5.5.2 eoc frame format

The eoc channel shall carry messages in an HDLC-like format as defined in ITU-T Recommendation G.997.1 [8], clause 6.2. The channel shall be treated as a stream of octets; all messages shall be an integral number of octets.

The frame format uses a compressed form of the HDLC header, as illustrated in table 10.4. The destination address field shall be the least significant 4 bits of octet 1; the source address field shall occupy the most significant 4 bits of the same octet (the address field). There is no control field. One or more sync octets ($7E_{16}$) shall be present between each frame. Inter-frame fill shall be accomplished by inserting sync octets as needed. Discovery probe messages shall be preceded by at least 5 sync octets to assure proper detection of octet alignment. The Information Field contains exactly one message as defined below. The maximum length of a frame shall be 75 octets, not including the sync pattern or any octets inserted for data transparency.

LSB **MSB** Octet # Contents Sync pattern (7E₁₆) 1 Source address **Destination address** bits 7 to 4 bits 3 to 0 2 Message ID per table 10.6 information Message content - octet 1 field Message content - octet L L + 3 FCS octet 1 L + 4 FCS octet 2 Sync pattern (7E₁₆)

Table 10.4: Frame format for SDSL eoc

10.5.5.3 Data transparency

Transparency for the information payload to the sync pattern $(7E_{16})$ and the control escape pattern $(7D_{16})$ shall be achieved by octet stuffing.

Before transmission:

- octet pattern ($7E_{16}$) is encoded as two octets ($7D_{16}$), ($5E_{16}$);
- octet pattern $(7D_{16})$ is encoded as two octets $(7D_{16})$, $(5D_{16})$.

At reception:

- octet sequence $(7D_{16})$, $(5E_{16})$ is replaced by octet $(7E_{16})$;
- octet sequence $(7D_{16})$, $(5D_{16})$ is replaced by octet $(7D_{16})$;
- any other two-octet sequence beginning with 7D₁₆ aborts the frame.

10.5.5.4 Frame Check Sequence

The Frame Check Sequence (FCS) shall be calculated as specified in RFC 1662 [13]. (Note that the FCS is calculated before data transparency.) The FCS shall be transmitted as specified in RFC 1662 [13]: Bit 1 of the first octet is the MSB and bit 8 of the second octet is the LSB, i.e. the FCS bits are transmitted reversed from the normal order.

10.5.5.5 Unit addresses

Each unit uses one source and destination address when communicating with upstream units and a separate independent source and destination address when communicating with downstream units. Each address shall have a value between (0_{16}) and (F_{16}) . Units shall be addressed in accordance with table 10.5. Address (F_{16}) may only be used as a destination address and shall specify that the message is addressed to all units. Address (0_{16}) is used to address the next attached or adjacent unit.

Table 10.5: Device addresses

Address (Base ₁₆)		Device
	0	Adjacent device
	1	LTU
2		NTU
3 - A		Regenerators 1 to 8
B - E		Reserved (D and E not allowed)
F		Broadcast message to all stations
NOTE: The present document is not intended to indicate how many regenerators can or should be supported by a product; only how to identify them if they exist.		

10.5.5.6 Message IDs

Table 10.6 summarizes message ID and expected message lengths. Message IDs are listed as decimal numbers. Messages 0 to 64 represent request messages. Messages 128 to 192 represent messages that are sent in response to request messages. Each request message is acknowledged with the corresponding response. Request/Response Message IDs usually differ by an offset of 128.

Table 10.6: Summary of Message IDs

Message ID(decimal)	Message type	Initiating Unit	Reference (clause)
0	Reserved		
1	Discovery Probe	LTU, NTU (see note), REG	10.5.5.7.1
2	Inventory Request	LTU, NTU (see note)	10.5.5.7.3
3	Configuration Request - SDSL	LTU	10.5.5.7.5
4	Reserved for Application Interface Configuration		
5	Configuration Request - Loopback Time-Out	LTU, NTU (see note)	10.5.5.7.6
6	Virtual Terminal Connect Request	NTU (see note), REG (see note)	10.5.5.7.17
7	Virtual Terminal Disconnect Request	NTU (see note), REG (see note)	10.5.5.7.17
8	Keyboard Data Message	NTU (see note), REG (see note)	10.5.5.7.18
9	Maintenance Request - System Loopback	LTU, NTU (see note)	10.5.5.7.19
10	Maintenance Request - Element Loopback	LTU, NTU (see note)	10.5.5.7.20

Message ID(decimal)	Message type	Initiating Unit	Reference (clause)
11	Status Request	LTU, NTU (see note)	10.5.5.7.12
12	Full Status Request	LTU, NTU (see note)	10.5.5.7.13
13 to 14	Reserved		
15	Soft Restart/Power back-off Disable Request	LTU	10.5.5.7.22
16	Reserved (Future)		
17	ATM Cell Status Request	LTU, NTU	A.8.4.7
18	NTU Configuration Request - Management	LTU	10.5.5.7.9
19	Reserved for Voice Transport Request (Future)	Undefined	
20	ISDN Request	LTU, NTU	A.6.7.1
21	LAPV5 POTS and ISDN setup Request	LTU	A.10.6
22	Deactivation request	LTU, REG, NTU	D.1.3.1
23 to 63	Reserved (Future)		
64 to 88	Reserved for Line Management Request	Undefined	10.5.5.7.23
89 to 111	Reserved		
112 to 119	Proprietary Message	Undefined	10.5.5.7.24
120	External Message	Undefined	10.5.5.7.25
121	G.997.1 Message	LTU (see note), NTU (see note)	10.5.5.7.26
122 to 124	Reserved		
125 to 127	Excluded (7D ₁₆ , 7E ₁₆ , 7F ₁₆)		
128	Reserved		
129	Discovery Response	all	10.5.5.7.2
130	Inventory Response	all	10.5.5.7.4
131	Configuration Response - SDSL	NTU, REG	10.5.5.7.7
132	Reserved for Application Interface Configuration	NTO, NEO	10.0.0.7.7
133	Configuration Response - Loopback Time-Out	all	10.5.5.7.8
134	Virtual Terminal Connect Response	LTU, REG (see note), NTU (see note)	10.5.5.7.17
135	Reserved	(000 11010)	
136	Screen Data Message	LTU, REG (see note), NTU (see note)	10.5.5.7.18
137	Maintenance Status	all	10.5.5.7.21
138	Reserved		
139	Status/SNR	all	10.5.5.7.14
140	Performance Status SDSL Network Side	REG, NTU	10.5.5.7.15
141	Performance Status SDSL Customer Side	LTU, REG	10.5.5.7.16
142	Reserved for Application Interface Performance	,	-
143	Reserved (Future)		
144	Generic Unable to Comply (UTC)		10.5.5.7.27
145	ATM Cell Status Information	all	A.8.4.8
146	Configuration Response - Management	NTU, REG (see note)	10.5.5.7.10
147	Reserved for Voice Transport Response (Future)	Undefined	
148	ISDN Response	LTU, NTU	A.6.7.1
149	LAPV5 POTS and ISDN setup Response	NTU	A.10.6
150	Deactivation Acknowledge	LTU, REG,NTU	D.1.3.2
151 to 191	Reserved (Future)	, , , , , , ,	
192 to 216	Segment Management Response (reserved)	Undefined	10.5.5.7.23
217 to 239	Reserved (Future)		
240 to 247	Proprietary Message Response	Undefined	10.5.5.7.2
248 to 252	Reserved		2.2.2.2
253 to 255	Excluded (FD ₁₆ , FE ₁₆ , FF ₁₆)		
NOTE: (see	note) denotes optional support. A unit may initiate this	message.	

10.5.5.7 Message contents

Each message shall have the contents in the format specified in table 10.4 through table 10.6. If any message has a message length longer than expected and is received in a frame with a valid FCS, then the known portion of the message shall be used and the extra octets discarded. This will permit addition of new fields to existing messages and maintain backward compatibility. New data fields shall only be placed in reserved bits after the last previously defined data octet. Reserved bits and octets shall be filled with the value (00_{16}) for forward compatibility.

Response messages may indicate UTC (Unable to Comply.) Note that this is not in indication of non-compliance. UTC indicates that the responding unit was unable to implement the request.

10.5.5.7.1 Discovery Probe - Message ID 1

The Discovery Probe message shall be assigned Message ID 1, and is used to allow a LTU or NTU to determine how many devices are present and assign addresses to those units.

Table 10.7: Discovery Probe Information Field

Octet #	Contents	Data type	Reference
1	1	Message ID	
2	Hop count	unsigned character	clause 10.5.3

10.5.5.7.2 Discovery Response - Message ID 129

The Discovery Response message shall be assigned Message ID 129. This message shall be sent in response to a Discovery Probe Message. The Hop Count field shall be set to 1 larger than the value received in the Discovery Probe Message causing the response. (The Full Receive State Machine is described in table 10.3.) Forward LOSW indication means that the segment is down in the forward direction from the REG. In this case, the REG is unable to forward the Discovery Probe message to the adjacent unit and it reports this fact to the initiating LTU or NTU. The Forward LOSW octet field shall be set to (00_{16}) for responses from a LTU or NTU.

Table 10.8: Discovery Response Information Field

Octet #	Contents	Data Type	Reference
1	129	Message ID	
2	Hop count	Unsigned character	clause 10.5.3
3	Reserved		
4 to 11	Vendor ID (ordered identically to bits in G.994.1 Vendor ID)		
12	Vendor eoc Software Version	Unsigned character	
13	SDSL version #	Unsigned character	
14 (bits 7 to 1)	Reserved		
14 (bit 0)	Forward LOSW indication, eoc unavailable	Bit	1 = Unavailable 0 = Available

10.5.5.7.3 Inventory Request - Message ID 2

The Inventory Request message shall be assigned Message ID 2. This message is used to request an Inventory Response from a particular unit. It shall only be transmitted by LTU or NTU devices. There shall be no octets of content for this message.

Table 10.9: Inventory Request Information Field

I	Octet #	Contents	Data type	Reference
	1	2	Message ID	

10.5.5.7.4 Inventory Response - Message ID 130

The Inventory Response message shall be assigned Message ID 130. This message shall be sent in response to an Inventory Request message.

Octet #	Contents	Data type	Reference
1	130	Message ID	
2	SDSL version #	Unsigned character	
3 to 5	Vendor list #	3 octet string	
6 to 7	Vendor issue #	2 octet string	
8 to 13	Vendor software version	6 octet string	
14 to 23	Unit identification code	10 octet string	
24	Reserved	_	
25 to 32	Vendor ID (ordered identically to bits in G.994.1 Vendor ID)		
33 to 44	Vendor model #	12 octet string	
45 to 56	Vendor serial #	12 octet string	
57 to 68	Other vendor information	tion 12 octet string	

Table 10.10: Inventory Response Information Field

10.5.5.7.5 Configuration Request - SDSL - Message ID 3

The Configuration Request - SDSL message is transmitted by the LTU to configure the SDSL interface(s) of attached units. This message may be broadcast or addressed to specific units. It is acknowledged with a Configuration Response - SDSL message. For SDSL, SNR is measured internal to the transceiver decision device as opposed to the external segment termination. The "Off" setting indicates that threshold crossings are not reported. Loop Attenuation and SNR Margin are local alarms that are reported in Messages 140 and 141. In addition, these alarms may be physically indicated on the equipment. SDSL Loop Attenuation shall be defined as follows:

$$LoopAtten_{SDSL}(H) = \frac{2}{f_{sym}} \left[\int_{0}^{f_{sym}} \frac{\int_{0}^{f_{sym}} 10 \cdot \log_{10} \left[\sum_{n=0}^{1} S(f - nf_{sym}) \right] df - \int_{0}^{f_{sym}} 10 \cdot \log_{10} \left[\sum_{n=0}^{1} S(f - nf_{sym}) |H(f - nf_{sym})|^{2} \right] df \right]$$

where f_{sym} is the symbol rate, $\frac{1}{H(f)}$ is the insertion loss of the loop, and S(f) is the nominal transmit PSD.

Table 10.11: Configuration Request - SDSL Information Field

Octet #	Contents	Data Type	Reference
1	3	Message ID	
2 bit 7	Config Type	Bit	0 = normal, 1 = Read only
2 bits 60	SDSL Loop Attenuation threshold (dB)	Enumerated	0 = off, 1 to 127
3 bits 74	SDSL SNR Margin threshold (dB)	Enumerated	0 = off, 1 to 15
3 bits 30	Reserved		set to 0

10.5.5.7.6 Configuration Request - Loopback Time-Out - Message ID 5

The Configuration Request - Loopback Time-Out message is transmitted by the LTU (and optionally the NTU) to set loopback time-outs for individual elements. If a loopback is not cleared before the expiration of the time-out, then the element shall revert to normal operation. This message may be broadcast or addressed to specific units. It is acknowledged with a Configure Response - Loopback Time-Out message. If date and time information is sent in octets 4 to 21, then these strings shall conform to ISO 8601 [17]. If date and time information is not sent, then these fields shall be filled with zeros.

Data Type Octet # Contents Reference 5 Message ID 2 bit 7 Config Type 0 = normal1 = Read-only 2 bits 6..4 Reserved 2 bits 3..0 to 3 Loopback time-out 12-bit unsigned integer In minutes, 0 = no timeoutYYYY-MM-DD ISO 8601 [17] 4 to 13 10 octet date string 14 to 21 HH:MM:SS 8 octet time string ISO 8601 [17]

Table 10.12: Configuration Request - Loopback Time-Out Information Field

10.5.5.7.7 Configuration Response - SDSL - Message ID 131

The Configuration Response - SDSL message is transmitted to the LTU in response to a Configuration Request - SDSL message. This response is sent after the applicable configuration changes have been made. The values of the response shall be set to the new values, after they have been applied. If a transceiver unit is unable to comply with the request, the bit in the Compliance Octet is set and the current settings are reported. If the Config Request message was received with a Config Type of "Read-Only," then no changes are made to the current configuration and the current values are reported.

Octet #	Contents	Data Type	Reference
1	131	Message ID	
2 bits 71	Reserved	_	
2 bit 0	UTC (Unable to Comply)	Bit	0 = OK, 1 = UTC
3	SDSL Loop Attenuation threshold (dB)	Char	0 = off, 1 to 127
4 bits 74	SDSL SNR Margin threshold (dB)	Enumerated	0 = off, 1 to 15
4 hits 3 0	Reserved		set to 0

Table 10.13: Configuration Response - SDSL Information Field

10.5.5.7.8 Configuration Response - Loopback Time-Out - Message ID 133

The Configuration Response - Loopback Time-Out message is transmitted to acknowledge the Configuration Request - Loopback Time-Out message. This response is sent after the applicable configuration changes have been made. The values of the response shall be set to the new values, after they have been applied. If a transceiver unit is unable to comply with the request, the bit in the Compliance Octet is set and the current settings are reported. If the Config Request message was received with a Config Type of "Read-Only", then no changes are made to the current configuration and the current values are reported.

Table 10.14: System Loopback	Time-Out Response	Information Field
------------------------------	-------------------	-------------------

Octet #	Information Field	Data Type	Reference
1	133	Message ID	
2 bits 71	Reserved		
2 bit 0	UTC (Unable to Comply)	bit	0 = OK, 1 = UTC
3 bits 74	Reserved		
3 bits 30 to 4	Loopback time-out	12-bit unsigned integer	In minutes,
			0 = no timeout
5 to 14	YYYY-MM-DD	10 octet date string	ISO 8601 [17]
15 to 22	HH:MM:SS	8 octet time string	ISO 8601 [17]

10.5.5.7.9 NTU Config Request - Management: Message ID 18

The Config Request - Management message is transmitted by the LTU to enable or disable NTU initiated management flow. The destination address shall be F_{16} to indicate this is a broadcast message. NTU Initiated Management Flow is enabled by default. When disabled, an NTU shall not respond to any NTU-initiated Request messages, and the NTU shall not issue any such messages (messages 2-12). Config Type of Read-Only indicates that the addressed unit ignore the subsequent values in the message and report back its current configuration.

Table 10.14a: NTU Config Request - Management: Message ID 18

Octet #	Contents	Data Type	Reference
1	Message ID - 18	Message ID	
2 Bit 7	Config Type	Bit	0-normal, 1-Read-Only
2 Bits 61	Reserved		
2 Bit 0	NTU Initiated Management Flow	Bit	0-Enable, 1-Disabled

10.5.5.7.10 Config Response - Management message: Message ID 146

Config Response - Management message is sent by all units to acknowledge to the Config Request - Management message.

Table 10.14b: Config Response - Management message: Message ID 146

Octet #	Contents	Data Type	Reference
1	Message ID - 146	Message ID	
2 Bits 71	Reserved		
2 Bit 0	UTC (Unable to Comply)	Bit	0-OK, 1-UTC
3 Bits 71	Reserved		
3 Bit 0	NTU Initiated Management Flow	Bit	0-Enabled, 1-Disabled
	Status		

10.5.5.7.11 Status Request - Message ID 11

The Status Request message is used to poll an element for alarm and general performance status.

The relevant status response messages are:

- status/SNR Response 139 (see clause 10.5.5.7.13);
- SDSL Network Side Performance Status 140 (see clause 10.5.5.7.14);
- SDSL Customer Side Performance Status 141 (see clause 10.5.5.7.15);
- maintenance Status 137 (see clause 10.5.5.7.20).

In the optional M-pair mode, messages 139, 140, and 141 contain status information that is specific to a particular pair. In this case, M messages each (one corresponding to each pair) of types 139, 140, and 141 may be sent by the polled unit in response to a status request message. The responding element shall provide the loop ID information in EOC messages 139, 140, and 141. The responding element shall first provide the information relating to loop 1, followed shortly thereafter with the requested information for loop 2 (if $M \ge 2$), then loop 3 (if $M \ge 3$), then loop 4 (if M = 4).

If no active alarm, fault or maintenance conditions exist and there is no change in any of the values of the performance monitoring fields then the polled unit shall respond with the Status/SNR Response - 139 (clause 10.5.5.7.13). If no active alarm, fault or maintenance conditions exist and the only change in any of the values of the performance monitoring fields is in the SNR margin then the polled unit shall respond with the Status/SNR Response - 139 (see clause 10.5.5.7.13).

If active alarm, fault or maintenance conditions exist then the polled unit shall respond with the messages that correspond to the active conditions.

If there has been any change in performance status other than SNR margin since the last time a unit was polled then the unit shall respond with the messages which contain the change in performance status.

Table 10.15: Status Request Information Field

Octet #	Information field	Data type
1	Message ID - 11	Message ID

10.5.5.7.12 Full Status Request - Message ID 12

The Full Status Request message is used to poll an element for its complete current status. The following messages shall be sent in response to the Full Status Request:

- SDSL Network Side Performance Status (see clause 10.5.5.7.14);
- SDSL Customer Side Performance Status (see clause 10.5.5.7.15);
- Maintenance Status (see clause 10.5.5.20).

In the optional M-pair mode, the following messages shall be sent in response to the Full Status Request:

- SDSL Network Side Performance Status (clause 10.5.5.7.14) related to Loop 1;
- SDSL Network Side Performance Status related to Loop 2, Loop 3, ..., Loop M (one message per loop);
- SDSL Customer Side Performance Status (clause 10.5.5.7.15)- related to Loop 1;
- SDSL Customer Side Performance Status related to Loop 2, Loop 3, ..., Loop M (one message per loop);
- Maintenance Status (see clause 10.5.5.20).

Table 10.16: Full Status Request Information Field

Octet #	Information Field	Data Type
1	Message ID - 12	Message ID

10.5.5.7.13 Status Response/SNR - Message ID 139

The Performance Status OK/SNR message shall be sent in response to the Status Request message under the conditions specified in clause 10.5.5.7.11. The reported integer represents dB SNR noise margin values rounded up. Because each LTU or NTU only connects to one SDSL segment, the application interface side SNR margin data shall be 0. (The network side SNR margin shall be 0 at the LTU and the customer side SNR margin shall be 0 at the NTU.)

Table 10.17: Status Response OK/SNR Information Field

Octet	:# Information Fie	eld Data Type
1	Message ID - 139	Message ID
2	Network Side SNR Margin	(dB) Signed char (127 = Not Available)
3	Customer Side SNR Margi	n (dB) Signed char (127 = Not Available)
4	Loop ID	Unsigned char (1 = Loop 1, 2 = Loop 2, 3 =
		Loop 3, 4 = Loop 4)

10.5.5.7.14 SDSL Network Side Performance Status - Message ID 140

This message provides the SDSL network side performance status. Device Fault shall be used to indicate HW or SW problems on the addressed unit. The definition of Device Fault is vendor dependent but is intended to indicate diagnostic or self-test results. DC Continuity Fault shall be used to indicate conditions that interfere with span powering such as short and open circuits. The definition of DC Continuity Fault is vendor dependent.

In octet 11, bits 7..4 are used to indicate that an overflow or reset has occurred in one or more of the modulo counters. Bits 7 and 5 shall indicate that an overflow has occurred since the last SDSL Network Side status response. For example, if more than 256 Errored Seconds occur between SDSL Network Side status responses, then the ES modulo counter will overflow. Bits 6 and 4 shall be used to indicate that one or more of the modulo counters have been reset for any reason (e.g. system power-up or a non service-affecting reset). Bits 7 and 6 shall be cleared to 0 after a SDSL Network Side status response is sent to the LTU. Bits 5 and 4 shall be cleared to 0 after a SDSL Network Side status response is sent to the NTU.

Table 10.18: SDSL Network Side Performance Status Information Field

Octet #	Contents	Data Type	Reference
1	Message ID - 140	Message ID	
2 bit 7	Reserved		
bit 6	N - Power Back-off Status	Bit	0 = default
			1 = selected
bit 5	Device Fault	Bit	0 = OK, 1 = Fault
bit 4	N - DC Continuity Fault	Bit	0 = OK, 1 = Fault
bit 3	N - SNR Margin alarm	Bit	0 = OK, 1 = alarm
bit 2	N - Loop Attenuation Alarm	Bit	0 = OK, 1 = alarm
bit 1	N - SDSL LOSW Failure Alarm	Bit	0 = OK, 1 = alarm
bit 0	Reserved		set to 0
3	N - SDSL SNR Margin (dB)	Signed char (127 = NA)	
4	N - SDSL Loop Attenuation (dB)	Signed char (-128 = NA)	
5	N - SDSL ES Count modulo 256	Unsigned char	
6	N - SDSL SES Count modulo 256	Unsigned char	
7-8	N - SDSL CRC Anomaly Count modulo 65,536	Unsigned int	
9	N - SDSL LOSW Defect Second Count modulo 256	Unsigned char	
10	N - SDSL UAS Count modulo 256	Unsigned char	
11 bit 7	N - Counter Overflow Indication to LTU		0 = OK
			1 = Overflow
11 bit 6	N - Counter Reset Indication to LTU		0 = OK
			1 = Reset
11 bit 5	N - Counter Overflow Indication to NTU		0 = OK
			1 = Overflow
11 bit 4	N - Counter Reset Indication to NTU		0 = OK
			1 = Reset
	N-Power Back-Off Base Value (dB)	Unsigned char	0 15
12 bit 7	N-Power Back-off Extension (dB)	Bit	0 -> PBO = Base Value + 0dB 1-> PBO = Base Value + 16 dB
12 bits 62	Reserved		
12 bits 10	Loop ID	Unsigned char	1 = Loop 1 2 = Loop 2 3 = Loop 3 4 = Loop 4

10.5.5.7.15 SDSL Customer Side Performance Status - Message ID 141

This message provides the SDSL customer side performance status. Device Fault shall be used to indicate HW or SW problems on the addressed unit. The definition of Device Fault is vendor dependent but is intended to indicate diagnostic or self-test results. DC Continuity Fault shall be used to indicate conditions that interfere with span powering such as short and open circuits. The definition of DC Continuity Fault is vendor dependent.

In octet 11, bits 7..4 are used to indicate that an overflow or reset has occurred in one or more of the modulo counters. Bits 7 and 5 shall indicate that an overflow has occurred since the last SDSL Customer Side status response. For example, if more than 256 Errored Seconds occur between SDSL Customer Side status responses, then the ES modulo counter will overflow. Bits 6 and 4 shall be used to indicate that one or more of the modulo counters have been reset for any reason (e.g. system power-up or a non-service-affecting reset). Bits 7 and 6 shall be cleared to 0 after a SDSL Customer Side status response is sent to the LTU. Bits 5 and 4 shall be cleared to 0 after a SDSL Customer Side status response is sent to the NTU.

Table 10.19: SDSL Customer Side Performance Status Information Field

Octet #	Contents	Data Type	Reference
1	Message ID - 141	Message ID	
2 bit 7	Reserved	_	
bit 6	C - Power Back-off Status	Bit	0 = default
			1 = selected
bit 5	Device Fault	Bit	0 = OK, 1 = Fault
bit 4	C- DC Continuity Fault	Bit	0 = OK, $1 = Fault$
bit 3	C - SNR Margin alarm	Bit	0 = OK, 1 = alarm
bit 2	C- Loop Attenuation Alarm	Bit	0 = OK, 1 = alarm
bit 1	C - SDSL LOSW Failure Alarm	Bit	0 = OK, 1 = alarm
bit 0	Reserved		set to 0
3	C - SDSL SNR Margin (dB)	Signed char (127 = NA)	
4	C - SDSL Loop Attenuation (dB)	Signed char (-128 = NA)	
5	C - SDSL ES Count modulo 256	Unsigned char	
6	C - SDSL SES Count modulo 256	Unsigned char	
7-8	C - SDSL CRC Anomaly Count modulo	Unsigned int	
	65536		
9	C - SDSL LOSW Defect Second Count	Unsigned char	
	modulo 256		
10	C - SDSL UAS Count modulo 256	Unsigned char	
11 bit 7	C - Counter Overflow Indication to LTU		0 = OK
			1 = Overflow
11 bit 6	C - Counter Reset Indication to LTU		0 = OK
			1 = Reset
11 bit 5	C - Counter Overflow Indication to NTU		0 = OK
44124	0.0 1.0 1.0 1.0 1.0		1 = Overflow
11 bit 4	C - Counter Reset Indication to NTU		0 = OK
44 5:4- 0 0	O. Davisa Davis Off Davis (4D)	I to allow and allow a	1 = Reset
11 bits 30	C - Power Back-Off Base Value (dB)	Unsigned char	0 15
12 bit 7	C-Power Back-off Extension (dB)	Bit	0 -> PBO = Base
			Value + 0 dB 1-> PBO = Base
12 bits 62	Reserved		Value + 16 dB
12 bits 02	Loop ID	Unsigned char	1 = Loop 1
12 0113 10	Loop ID	Unaigned Chai	2 = Loop 1
			3 = Loop 3
			4 = Loop 4
			1 - LOOP +

10.5.5.7.16 Virtual Terminal Connect/Disconnect Request/Response - Message IDs 6,7,134

Three messages are used to maintain (establish, tear down) virtual terminal sessions between units. A unit may request a connection but must wait for "connect" status response before using the connection. The connection shall remain until a disconnect request is processed or, if implemented, a timeout occurs. At least one session shall be supported by the LTU. NTU and REG may silently ignore the connect request or may respond with a "no connect" status if terminal screens are not supported.

The connect/disconnect process is necessary for handling the case where keyboard messages are received from more than one device. If a unit cannot accommodate another connect request it shall send the "no connect" response.

The connect request message can be sent to cause a refresh of the current screen. When a connect request is accepted the "connect" response shall be transmitted, followed by screen messages with the current screen. If this is a new connection then the first screen shall be sent.

Table 10.20: Virtual Terminal Connect

Octet #	Contents	Data type	Reference
1	Message ID - 6 - Virtual Terminal Connect	Message ID	

Table 10.21: Virtual Terminal Disconnect

Octet #	Contents	Data type	Reference
1	Message ID - 7 - Virtual Terminal Disconnect	Message ID	

Table 10.22: Virtual Terminal Connect Response

Octet #	Contents	Data type	Definition
1	Message ID - 134 - Virtual Terminal Connect response	Message ID	
2	Connection status		1 - connected
			0 - no connect

10.5.5.7.17 Screen Message/Keyboard Message - Message IDs 8,136

Keyboard and screen messages are only sent over an active connection between units. Keyboard messages shall be 1 to 8 data octets per message. Queuing of keystrokes from the customer may affect user response times and should be done with care. Screen messages shall be 1 to 24 data octets per message. See clause 10.5.6 for more information on Screen/Keyboard messages.

Table 10.23: Keyboard Information Field

Octet #	Contents	Data type	Reference
1	Message ID - 8 - Keyboard	Message ID	
Octet. 2 - L + 1	ASCII character(s) and escape sequences	character array	

Table 10.24: Screen Information Field

Octet #	Contents	Data type	Reference
1	Message ID - 136 - Screen	Message ID	
Octet. 2 - L + 1	ASCII characters and escape sequences	character array	

10.5.5.7.18 Maintenance Request - System Loopback - Message ID 9

The Maintenance Request-System Loopback message contains loopback commands for all of the elements on the span. The contents of the Maintenance Request-System Loopback message are shown in table 10.25. The System Loopback message shall have a broadcast destination address when sent from the LTU. When optionally sent from the NTU, the System Loopback message shall have the LTU as its destination address. Upon reception of this message, each REG and LTU or NTU shall comply with its corresponding command field and respond to the sender with the Maintenance Status message. Note that the REGs are numbered consecutively beginning with closest REG to the LTU. Each REG shall determine its number by subtracting 2 from its network side eoc address. Since the network side eoc addresses must be known, the NTU shall not use the System Loopback Message if the LTU is offline. To invoke REG loopbacks while the LTU is offline, the NTU shall use the Maintenance Request-Element Loopback message. (Maintenance request messages may also be used by the LTU or NTU devices to poll for current loopback status, using the unchanged bit flags.)

Table 10.25: Maintenance Request - System Loopback Information Field

Octet #	Contents	Data type	Reference
Octet 1	Message ID - 9 - Maintenance Request- System Loopback		
Octet 2	LTU Loopback commands	Bit flags	table 10.26
Octet 3	NTU Loopback commands	Bit flags	table 10.26
Octet 4	REG #1 Loopback commands	Bit flags	table 10.26
Octet 5	REG #2 Loopback commands	Bit flags	table 10.26
Octet 6	REG #3 Loopback commands	Bit flags	table 10.26
Octet 7	REG #4 Loopback commands	Bit flags	table 10.26
Octet 8	REG #5 Loopback commands	Bit flags	table 10.26
Octet 9	REG #6 Loopback commands	Bit flags	table 10.26
Octet 10	REG #7 Loopback commands	Bit flags	table 10.26
Octet 11	REG #8 Loopback commands	Bit flags	table 10.26

Table 10.26: Loopback Command Bit Flag Definitions

Bit positions	Definition
Bit 7	Reserved
Bit 6	Clear all maintenance states (including any proprietary states)
Bit 5	Initiate special loopback
Bit 4	Terminate special loopback
Bit 3	Initiate loopback toward the network
Bit 2	Initiate loopback toward the customer
Bit 1	Terminate loopback toward the network
Bit 0	Terminate loopback toward the customer
NOTE: Bit set to	o 1 - perform action; bit Set to 0 - no action taken, report current status.

10.5.5.7.19 Maintenance Request - Element Loopback - Message ID 10

The Maintenance Request-Element Loopback message contains loopback commands for an individual element. The contents of the Maintenance Request-Element Loopback message are shown in table 10.27. The Element Loopback message shall have an individual unit's destination address according to the data flow addresses described in clause 10.5.2. Upon reception of the Element Loopback message, the addressed unit shall comply with the loopback commands and reply with the Maintenance Status Response message.

Table 10.27: Maintenance Request - Element Loopback Information Field

Octet #	Contents	Data type	Reference
1	Message ID - 10 - Maintenance Request	Message ID	
2	Loopback commands	Bit flags	table 10.26

10.5.5.7.20 Maintenance Status Response - Message ID 137

Maintenance status is sent in response to the Maintenance Request-System Loopback and the Maintenance Request-Element Loopback Query messages. The "Special Loopback" is defined for the NTU as a Maintenance Termination Unit (MTU) Loopback; it is not defined at other units.

Table 10.28: Maintenance Status Information Field

Octet #	Contents	Data type	Definition
1	Message ID - 137 - Maintenance Status-Loopback	Message ID	
2 bit 7	Loopback Timeout Status	Bit	0 = unchanged, 1 = changed
2 bit 6	Proprietary Maintenance State active	Bit	0-off, 1-on
2 bit 5	Special loopback active	Bit	0-off, 1-on
2 bit 4	Loopback active toward NTU	Bit	0-off, 1-on
2 bit 3	Loopback active toward LTU	Bit	0-off, 1-on
2 bit 2	Local or span-powered unit	Bit	0 = span powered 1 = local powered
2 bit 1	Customer Tip/Ring reversal	Bit	0 = normal 1 = reversed
2 bit 0	Network Tip/Ring reversal	Bit	0 = normal 1 = reversed

10.5.5.7.21 Soft Restart/Power Back-off Disable Message - Message ID 15

The purpose of this message is to switch a receiver between the default and selected modes of power back-off. If default mode is set, PBO shall be set to the default value. Otherwise, in selected mode, PBO may be negotiated through the PACC to another value. In order for a change in power back-off mode to take effect, the receiver must reactivate. The Soft Restart request shall cause the receiving unit to terminate the corresponding SDSL connection and enter the Exception State (figure 9.4). The connection shall not be terminated unless the corresponding Soft Restart bit is set in this message. The receiving unit shall wait $5 \text{ s} \pm 1 \text{ s}$ before terminating the SDSL connection.

This message carries the command to set the power back-off mode. The power back-off mode received in this message shall be maintained as long as power is applied to the unit. Maintaining the power back-off mode in non-volatile storage is optional. Note that the configuration of power back-off mode applies to the receiver; i.e. the receiver requests a PSD mask based on both the received power and the configuration of its power back-off mode.

Table 10.29: Soft Restart Information Field

Octet #	Contents	Data Type	Reference
1	Message ID - 15 - Soft Restart/Back-off	Message ID	
2 Bits 72	Reserved		
2 Bit 1	Network Side Power Back-off Setting	Bit	0 = default 1 = selected
2 Bit 0	Network Side Soft Restart (after 5 s)	Bit	0 = no Restart 1 = Restart
3 Bits 72	Reserved		
3 Bit 1	Customer Side Power Back-off Setting	Bit	0 = default 1 = selected
3 Bit 0	Customer Side Soft Restart (after 5 s)	Bit	0 = no Restart 1 = Restart

10.5.5.7.22 Segment Management Message - Message IDs 64 to 88, 192 to 216

A range of Message IDs is reserved for segment management (e.g. continuous precoder update).

10.5.5.7.23 Proprietary Messages - Message IDs 112 to 119, 240 tof 247

A range of Message IDs is reserved for proprietary messages. It is the responsibility of the LTU or NTU to address Proprietary Messages to the appropriate destination. An REG shall either process or forward a proprietary message. A proprietary message shall not be broadcast.

10.5.5.7.24 Proprietary External Message - Message ID 120

Support for external data ports is optional. No interface for an external data port is specified in the present document. If an LTU or NTU does not have an external data port, then it shall ignore any received Proprietary External Messages.

Table 10.30: External Information Field

Octet #	Contents	Data type	Reference
1	Message ID - 120 - external	Message ID	
2	Logical Port Number	Unsigned character	
Octets 3 L + 2	External message data		

10.5.5.7.25 G.997.1 External Message - Message ID 121

Support for G.997.1 external messaging is optional. The interface for G.997.1 messages is beyond the scope of the present document. If an LTU or NTU does not have an interface for G.997.1 messaging, it shall ignore any received G.997.1 External Messages. Logical port number FF_{16} is reserved for indicating the transport of SNMP packets, as described in clause 6.3 of ITU-T Recommendation G.997.1 [8]. SNMP packets may be transmitted using one or more such messages.

Table 10.31: G.997.1 External Information Field

Octet #	Contents	Data type	Reference
1	Message ID - 121	Message ID	
2	Logical Port Number	Unsigned character	
octets 3 L + 2	G.997.1 External message data		

10.5.5.7.26 Generic Unable to Comply (UTC) Message (ID 144)

The Generic UTC message should be sent back to the source unit in the event that the destination unit is unable to comply with the request. In this case, the definition of UTC is vendor dependent. Note that this message is not meant to replace the UTC bit in those response messages that contain a UTC bit.

Table 10.32: Generic Unable to Comply (UTC) Information Field

Octet #	Contents	Data Type	Reference
1	Message ID - 144 - Generic UTC	Message ID	
2	Message ID of request message	Unsigned char	

10.5.6 Examples of Virtual Terminal Control Functions

This informative note gives examples of some common ANSI X3.4-1986 (R1997) [14] escape sequences.

Table 10.33: Examples of ANSI X3.4-1986 [14] (R1997) Control Functions

Description	Format	Comments
Erase entire screen (ED)	ESC [2J]	
Position cursor (CUP)	ESC [RR; CCH]	see note
Position cursor (in column 1)	ESC [RRH]	Subset of position cursor
Home cursor	ESC[H]	Subset of position cursor

NOTE: ESC has the value of 1B₁₆. RR is the row number; CC is the column number expressed as ASCII digits. As an example, row 4 column 12 would encode as ESC [4; 12H]. The hexadecimal equivalent of this sequence is 1B₁₆ 5B₁₆ 34₁₆ 3B₁₆ 31₁₆ 32₁₆ 48₁₆. The screen starts with row 1, column 1.

11 Electrical characteristics of a SDSL transceiver

11.1 General

This clause describes the electrical characteristics of an SDSL transceiver.

The electrical characteristics of an SDSL transceiver shall be such as to enable the performance requirements of appropriate applications, which are described in application dependent annexes, to be met. In addition, the following specific electrical line characteristics are required.

11.2 Transmitter/Receiver impedance and return loss

The nominal driving point impedance at the line side of an SDSL transceiver shall be 135 Ω . The minimum return loss with respect to 135 Ω over a frequency band of 1 kHz to 1 MHz shall be:

- $12 \text{ dB from } 50 \text{ kHz to } f_{\text{sym}}/2 \text{ kHz}$ as shown in figure 11.1 with a slope of 20 dB/decade below/above, respectively, these frequencies.




Figure 11.1: Minimum return loss of a SDSL system

For all annex E symbols rates greater than 770,67 ksymbols/s, the minimum return loss requirement shall be identical to the one defined for 770,67 ksymbols/s. The leakage inductance of the line transformer is not a function of the symbol rate. The limitation of the return loss requirement does not change the performance targets.

NOTE 1: It is expected that the above specification of return loss will be replaced by a specification of another electrical characteristic that is more appropriate and will probably be a frequency dependent output impedance.

This enables a prediction of signal levels on real cables from signal level measurements under different impedance conditions.

NOTE 2: The intention of the return loss specification is to maintain some power constraint, even under severe mismatched conditions, when SDSL modems are connected to real cables. A minimum return loss bounds the (complex) output impedance Z_s within a restricted range around the design impedance R_V = 135 Ω , and thus the maximum available power from that source. Therefore it is expected that the power dissipated into a complex load impedance Z_L should never exceed the appropriate PSD masks and maximum aggregate powers for all values Z_L in the range of 10 Ω < $|Z_L|$ < 2 000 Ω , as specified for R_V = 135 Ω in clause 9.4 and tables 9.10 and 9.11. The extension of the existing power constraints to the severely mismatched case is for further study.

11.3 Unbalance about earth

11.3.1 Longitudinal conversion loss

The longitudinal conversion loss is given by:

- LCL = $20 \log (e_1/e_m) [dB];$

where e_l is the applied longitudinal voltage referenced to the building ground and e_m is the resultant metallic voltage appearing across a 135 Ω termination.

The longitudinal conversion loss of the system shall meet the requirement of: 40 dB between 5 kHz and $f_{Baud}/2$ kHz as shown in figure 11.2, with a slope of 20 dB/decade below respectively above these frequencies. This requirement ensures that the overall LCL is not significantly worse than that of the DLLs alone.





Figure 11.2: Minimum longitudinal conversion loss for a SDSL system

Figure 11.3 defines a measurement method for longitudinal conversion loss. For direct use of this configuration, measurement should be performed with the IUT powered up but inactive (no transmitted signal; driving 0 V).



NOTE 1: * These resistors have to be matched: R1 = R2 = $135/2 \Omega$ and R1/R2 = 1 ± 0,1 %.

NOTE 2: ** For LTU test only if remote power feeding is supplied.

NOTE 3: *** For NTU test only if remote power feeding is required.


NOTE 4: During regenerator test (where required) each wire on the side which is not under test has to be connected to ground by a terminating impedance having the value of $135/2 \Omega$ in series with a capacitance of 0.33μ F.

Figure 11.3: Measurement method for longitudinal conversion loss

11.3.2 Longitudinal output voltage

The longitudinal component of the output signal shall have an rms voltage, in any 4 kHz equivalent bandwidth averaged in any second period, < -50 dBV over the frequency range 100 Hz to 400 kHz. Compliance with this limitation is required with a longitudinal termination having an impedance of 100 Ω in series with 0,15 μ F nominal. Note that the EMC requirements of clause 14.4 must also be met.

Figure 11.4 defines a measurement method for longitudinal output voltage. For direct use of this test configuration, the IUT should be able to generate a signal in the absence of a signal from the far end. The ground reference for these measurements shall be the building ground.



- NOTE 1: *These resistors have to be matched: R1 = R2 = $135/2 \Omega$ and R1/R2 = 1 ± 0,1 %.
- NOTE 2: **For LTU test only if remote power feeding is supplied.
- NOTE 3: ***For NTU test only if remote power feeding is required.
- NOTE 4: During regenerator test (where required) each wire on the side which is not under test has to be connected to ground by a terminating impedance having the value of 135/2 Ω in series with a capacitance of 0,33 μF.

Figure 11.4: Measurement method for longitudinal output voltage

11.4 Signal transfer delay

The SDSL-core as specified in clause 4 Reference configuration shall be capable of providing one-way, single-span latency of $\leq 500 \,\mu s$ for user data rates $\geq 1,5$ Mbit/s and $\leq 1,25$ ms for user data rates < 1,5 Mbit/s.

However, for non-packet based services the one-way signal transfer delay between the application interfaces at the customer and the network side calculated as the mean value of both directions shall be ≤ 1.25 ms.

M-pair (more than one pair) operation shall add no more than 0,25 ms to the single span latency.

12 Laboratory performance measurements

12.1 General

The purpose of transmission performance tests is to stress SDSL transceivers in a way that is representative of a high system penetration scenario in operational access networks. This high penetration approach enables operators to define deployment rules that apply to most operational situations. It also means that, in individual operational cases, characterized by lower noise levels and/or insertion loss values, the SDSL system under test may perform better than tested.

The performance requirements given in this clause are dedicated to SDSL transceivers, but the concept is applicable to other systems such as "ADSL over ISDN". The design impedance R_V is 135 Ω . All spectra are representing single sided Power Spectral Densities (PSD).

12.2 Test procedure


The purpose of this clause is to provide an unambiguous specification of the test set-up, the insertion path and the way signal and noise levels are defined. The tests are focused on the noise margin, with respect to the crosstalk noise or impulse noise levels when SDSL signals under test are attenuated by standard test-loops and interfered by standard crosstalk noise or impulse noise. This noise margin indicates what increase of crosstalk noise or impulse noise level is allowed under (country-specific) operational conditions to ensure sufficient transmission quality.

Note that the combination of all tolerances in test equipment (impairment generator, cable simulator, etc.) leaves an inaccuracy/uncertainty on the noise margin measurements of the order of 1,25 dB. Techniques addressing this accuracy are under study.

12.2.1 Test set-up definition

Figure 12.1 illustrates the functional description of the test set-up. It includes:

- a Bit Error Ratio Test Set (BERTS) that applies a 2¹⁵ 1 Pseudo Random Bit Sequence (PRBS) test signal to the transmitter in the direction under test at the bit rate required. The transmitter in the opposite direction shall be fed with a similar PRBS signal, although the reconstructed signal in this path need not be monitored;
- the testloops, as specified in clause 12.4;
- an adding element to add the (common mode and differential mode) impairment noise (a mix of random, impulsive and harmonic noise), as specified in clause 12.5;
- an impairment generator, as specified in clause 12.5, to generate both the differential mode and common mode impairment noise, that are fed to the adding element;
- a high impedance, and well-balanced differential voltage probe (e.g. better than 60 dB across the whole band of the SDSL system under test) connected with level detectors such as a spectrum analyser or a true rms voltmeter;
- a high impedance, and well-balanced common mode voltage probe (e.g. better than 60 dB across the whole band of the SDSL system under test) connected with level detectors such as a spectrum analyser or a true rms voltmeter.



NOTE: To allow test reproducibility, the testing equipment and the Termination Units (LTU and NTU) should refer to an artificial earth. If the Termination Units have no earth terminal, the test should be performed while the Termination Units are placed on a metal plate (of sufficient large size) connected to earth.

Figure 12.1: Functional description of the set-up of the performance tests

NOTE: The functional description of injecting ingress noise is not complete and requires further study.

The two-port characteristics (transfer function, impedance) of the test-loop, as specified in clause 12.4, are defined between port Tx (node pairs A1, B1) and port Rx (node pair A2, B2). The consequence is that the two-port characteristics of the test "cable" in figure 12.1 must be properly adjusted to take full account of non-zero insertion loss and non-infinite shunt impedance of the adding element and impairment generator. This is to ensure that the insertion of the generated impairment signals does not appreciably loads the line.

The balance about earth, observed at port Tx, at port Rx and at the tips of the voltage probe shall exhibit a value that is 10 dB greater than the transceiver under test. This is to ensure that the impairment generator and monitor function do not appreciably deteriorate the balance about earth of the transceiver under test.

The signal flow through the test set-up is from port Tx to port Rx, which means that measuring upstream and downstream performance requires an interchange of transceiver position and test "cable" ends.

The received signal level at port Rx is the level, measured between node A2 and B2, when port Tx as well as port Rx are terminated with the SDSL transceivers under test. The impairment generator is switched off during this measurement.

Testloop #1, as specified in clause 12.4.2, shall always be used for calibrating and verifying the correct settings of generators G1 to G7, as specified in clause 12.5, when performing performance tests.

The transmitted signal level at port Tx is the level, measured between node A1 and B1, under the same conditions.

The impairment noise shall be a mix of random, impulsive and harmonic noise, as defined in clause 12.5. The level that is specified in clause 12.5 is the level at port Rx, measured between node A2 and B2, (and includes both differential mode and common mode impairments) while port Tx as well as port Rx are terminated with the design impedance R_V . These impedances shall be passive when the transceiver impedance, in the switched-off mode, is different from this value.

12.2.2 Signal and noise level definitions

The signal and noise levels are probed with a well-balanced differential voltage probe, and the differential impedance between the tips of the probe shall be higher than the shunt impedance of $100~k\Omega$ in parallel with 10~pF. Figure 12.1 shows the probe position when measuring the Rx signal level at the LT or NT receiver. Measuring the Tx signal level requires the connection of the tips to node pair [A1, B1].

The various PSDs of signals and noises specified in the present document are defined at the Tx or Rx side of the set-up. The levels are defined when the set-up is terminated, as described above, with the design impedance R_V or with SDSL transceivers under test.

Probing an rms-voltage U_{rms} [V] in this set-up, over the full signal band, means a power level of P [dBm] that equals:

$$P = 10 \times \log_{10} (U_{rms}^2/R_V \times 1000) [dBm]$$

Probing an rms-voltage U_{rms} [V] in this set-up, within a small frequency band of Δf [Hz], corresponds to an average spectral density level of P [dBm/Hz] within that filtered band that equals:

$$P = 10 \times log_{10} (U_{rms}^2/R_V \times 1\ 000/\Delta f) \text{ [dBm/Hz]}$$

The bandwidth Δf identifies the noise bandwidth of the filter, and not the -3 dB bandwidth.

12.2.3 Noise injection network

12.2.3.1 Differential mode injection

The noise injector for differential mode noise is a two-port network in nature, and may have additional ports connected to the impairment generator. The Norton equivalent circuit diagram is shown in figure 12.2. The current source I_x is controlled by the impairment generator. The parasitic shunt impedance Z_{inj} shall have a value of $|Z_{inj}| > 4 \text{ k}\Omega$ in the frequency range from 100 Hz to 2 MHz.




Figure 12.2: Norton equivalent circuit diagram for the differential mode noise injection

12.2.3.2 Common mode injection

The specification of this injection network is for further study.

12.2.4 Noise levels calibration

12.2.4.1 Differential mode noise calibration

The differential mode noise injection is calibrated using the configuration shown in figure 12.3. During calibration the R_x side of the noise injector is terminated by the design impedance R_V (= 135 Ω) and the L_X side of the noise injector is terminated by an impedance Z_{Lx} . The noise levels given in clause 12.5 specify the PSD dissipated in R_V on the R_X side when Z_{Lx} on the L_x side is equal to the calibration impedance Z_{cal} . The impedance Z_{cal} is defined in figure 12.4.




Figure 12.3: Configuration for noise level calibration




Figure 12.4: Calibration impedance Z_{cal}

When calibrating the noise source, the impedance Z_{Lx} on the L_x side of the noise injection circuit is equal to the calibration impedance Z_{cal} as given in figure 12.4. For this case the PSD dissipated in the impedance R_v shall be equal to the noise PSD $P_{xn}(f)$ defined in clause 12.5.1.

NOTE: This calibration method is theoretically equivalent to the following: for an arbitrary value of the impedance $Z_{L,x}$, the PSD dissipated in R_v from a calibrated source is equal to:

$$P_x(f) = G(f, Z_{Lx})P_{xn}(f).$$

For a calibrated noise source this theoretically determined P_X should be identical to the measured PSDdissipated in R_V in the presence of Z_{L_X} .

The impedance dependent correction factor is specified as:

$$G(f, Z_{Lx}) = \left| \frac{\frac{1}{Z_{cal}} + \frac{1}{Z_{inj}} + \frac{1}{R_{v}}}{\frac{1}{Z_{Lx}} + \frac{1}{Z_{inj}} + \frac{1}{R_{v}}} \right|^{2},$$

where Z_{cal} is the calibration impedance given in figure 12.4, Z_{inj} is the Norton equivalent impedance of the noise injection circuit (see figure 12.2), and $R_v = 135 \Omega$ is the SDSL design impedance.

The noise generator gain settings determined during calibration shall be used during performance testing. During performance testing the noise injection circuit will be configured as shown in figure 12.1. Because the loop impedance and the impedance of the modem under test may differ from the impedance's Z_{Lx} and R_v used during calibration, the voltage over the Rx port of the modem may differ from the voltage U_x observed during calibration.

12.2.4.2 Common mode noise calibration

This calibration method is for further study.

12.3 Performance test procedure

The test performance of the SDSL transceiver shall be such that the Bit Error Ratio (BER) on the disturbed system is less than 10⁻⁷, while transmitting a pseudo random bit sequence. The BER should be measured after at least 10⁹ bits have been transmitted.

The tests are carried out with a margin which indicates what increase of noise is allowed to ensure sufficient transmission quality. Network operators may calculate their own margins for planning purposes based on a knowledge of the relationship between the present document test set and their network characteristics.

A test sequence as specified in table 12.1 shall be conducted. The testloops are specified in figure 12.5. They are characterized by the insertion loss Y, which depends on the data rate to be transported and has to be scaled adequately.

In table 12.1, upstream and downstream only determine the topology of the test loop. The LTU must pass all test 1 through 12. The NTU must pass all tests 1 through 12.

A test is defined as the measurement of a given BER associated with a single test path, direction, test noise, rate and margin. The ensemble of tests associated with a particular value of N in table 12.1 is defined as a test set.

N Test Path Direction Comments (see note 1) (see note 6) Y = 0 dB; Test noise A (see notes 5, 7 and 8) #1 Upstream #2 Y = Y1 (see note 2); Test noise A, C, and D (see notes 7 and 8) Upstream #3 Upstream Y = Y1; Test noise D (see notes 5, 7 and 8) Y = Y1; Test noise A and C (see notes 5, 7 and 8) #4 Downstream #5 Y = Y1; Test noise B (see notes 5, 7 and 8) Upstream #6 Y = Y1; Test noise A and C (see notes 5, 7 and 8) 6 Downstream #7 Downstream Y = Y1; Test noise A, B, C, and D (see notes 5, 7 and 8) R Common mode rejection test (see note 4) (see note 3) (see note 3) Y = Y2; Test noise is the noise corresponding to the test with the highest BER in test sets 1 through 7 (see note 7) 10 (see note 3) (see note 3) Y = Y3; No added impairment; BER < 10^{-8} 11 Upstream Y = Y1; Impulse test as described in <TBD> As <TBD> 12 <TBD> Micro interruption test as described in <TBD>

Table 12.1: Test sequence for performance testing

- NOTE 1: Test Path = #n means that the path under test shall be connected with testloop #n as defined in figure 12.5.
- NOTE 2: Y1 = Y dB (as specified in table 12.3 for noise models B, C and D and in table 12.2 for noise model A), Y2 = Y1 10 dB, Y3 = Y1 + 3 dB.
- NOTE 3: The tests (for any data rate) are carried out on the loop that gives the highest BER [for that data rate] in test sets 1 though 7, when the test noise is increased by 6 dB. If no errors in 10⁹ bits are recorded for all the tests in test sets 1 through 7, then loop #3 upstream is used for this test set by default.
- NOTE 4: The measuring arrangement for this test is specified in ITU-T Recommendation O.9 [11].
- NOTE 5: Only tested for lowest and highest data rate in tables 12.2 and 12.3 that the equipment supports and for asymmetric PSDs when supported.
- NOTE 6: Upstream means that the unit under test is connected to the LT end of the testloop and downstream means that the unit under test is connected to the NT end of the testloop. For example, test set 5 for an LTU would connect the LTU under test to the LT end of the loop as shown in figure 12.5 and apply noise model B.LT to the LT end. The same test for an NTU would connect the NTU under test to the LT end of the loop as shown in figure 12.5 and apply noise model B.NT to the LT end.
- NOTE 7: The BER shall be less than 10⁻⁷ when the test noise is increased by 6 dB (this is equivalent to 6 dB of margin. NOTE 8: In order to reduce the number of noise shapes used, a mandatory noise shape substitution rule is given in clause 12.5.4.3.
- NOTE 9: To test the M-pair mode, while one path is under test, the other (M-1) path(s) must be connected to a loop.

 The characteristics of the other (M-1) loop(s) must not be worse than the ones of the path under test.

 Furthermore, the differential delay between the path under test and the path(s) connected to the other loop(s) should not exceed the value of the differential delay buffer specified in clause 7.1.7.

NOTE: Table 12.1 constitutes a rationalized subset of tests that are considered to be representative of the full set of tests. For conformance, these tests (subset) are required. Other tests (possibly based on other testloops) are currently under study with ETSI TM6.

12.4 Testloops

12.4.1 Functional description


The testloops in figure 12.5 are based on the existing HDSL testloops as defined in TS 101 135 [1]. A Technical Specification for unified testloops across all DSL-technologies is currently under development. When the present document becomes available and is judged appropriate for SDSL testing, it will replace the current testloops.

The length of the individual loops are chosen such that the transmission characteristics of all loops are comparable (see figure 12.5). The purpose of this is to stress the equalizer of the SDSL modem under test similarly over all loops, when testing SDSL at a specific bit rate. The total length of each loop is described in terms of *physical* length, and the length of the individual sections as a fixed fraction of this total. If implementation tolerances of one testloop result in its *electrical* length being out of specification, then its total physical length shall be scaled accordingly to correct this error. One testloop includes bridged taps to achieve rapid variations in amplitude and phase characteristics of the cable transfer function. In some European access networks, these bridge taps have been implemented in the past, which stresses the SDSL modem under test differently.

Loop #1 is a symbolic name for a loop with zero (or near zero) length, to prove that the SDSL transceiver under test can handle the potentially high signal levels when two transceivers are directly connected.

12.4.2 Testloop topology

The topology of the testloops is specified in figure 12.5. The basic test cable characteristics are shown in annex G.



- NOTE 1: The values for Y and L are to be found in tables 12.2 and 12.3.
- NOTE 2: Due to mismatches and Bridged Taps, the total attenuation of the testloops differs from the sum of the attenuation of the parts.
- NOTE 3: The impedances are for information only. They refer to the characteristic impedances of the test cables measured at 300 kHz.

Figure 12.5: Testloop topology

12.4.3 Testloop length

The length of each testloop for SDSL transmission systems is specified in tables 12.2 and 12.3. The specified insertion loss Y at the specified test frequency measured with a 135 Ω termination (*electrical* length) is mandatory. If implementation tolerances of one testloop result in its *electrical* length being out of specification, then its total *physical* length shall be scaled accordingly to adjust this error.

The test frequency f_T is chosen to be a typical mid-band frequency in the spectrum of long range SDSL systems. The length is chosen to be a typical maximum value that can be handled correctly by the SDSL transceiver under test. This value is bit rate dependent; the higher the payload bit rate, the lower is the insertion loss that can be handled in practice.

Table 12.2: Values of the electrical length Y of the SDSL noise testloops, when testing SDSL at noise model A

Payload Bit rate [kb/s]	f _T [kHz]	Y [dB] @f _T ,	L1 [m]	L2 [m]	L3 [m]	L4 [m]	L5 [m]	L7 [m]	I	f _T [kHz]	Y [dB] @f _T ,	L6 [m]
		@135Ω									@135Ω	
384	150	43,0	< 3	4 106	5 563	5 568	11 064	4 698		115	40,5	3 165
512	150	37,0	< 3	3 535	4 787	4 789	9 387	3 996		115	35,0	2 646
768	150	29,0	< 3	2 773	3 747	3 753	7 153	3 062		275	34,5	1 904
1 024	150	25,5	< 3	2 439	3 285	3 291	6 174	2 668		275	30,0	1 547
1 280	150	22,0	< 3	2 105	2 829	2 837	5 193	2 266		275	26,0	1 284
1 536	150	19,0	< 3	1 820	2 453	2 455	4 357	1 900		250	21,5	1 052
2 048 (s)	200	17,5	< 3	1 558	2 046	2 052	3 285	1 550		250	18,5	748
2 304 (s)	200	15,5	< 3	1 381	1 815	1 820	2 789	1 331		250	16,5	583
2 048 (a)	250	21,0	< 3	1 743	2 264	2 272	3 618	1 726		250	21,0	1 001
2 304 (a)	250	18,0	< 3	1 494	1 927	1 937	2 915	1 402		250	18,0	702

NOTE: The electrical length Y (insertion loss at specified frequency f_T) is mandatory, the (estimated) physical lengths L1 to L7 are informative.

- (s) those electrical lengths apply to the symmetric PSD.
- (a) those electrical lengths apply to the asymmetric PSD.

Table 12.3: Values of the electrical length Y of the SDSL noise testloops, when testing SDSL at noise model B, C or D

Payload Bit rate [kb/s]	f _T [kHz]	Y [dB] @f _T ,	L1 [m]	L2 [m]	L3 [m]	L4 [m]	L5 [m]	L7 [m]	f _T [kHz]	Y [dB] @f _T ,	L6 [m]
		@135Ω								@135Ω	
384	150	50,0	< 3	4 773	6 471	6 477	13 021	5 508	115	47,5	3 859
512	150	44,0	< 3	4 202	5 692	5 698	11 344	4 814	115	41,5	3 261
768	150	35,5	< 3	3 392	4 592	4 596	8 970	3 815	275	42,0	2 536
1 024	150	32,0	< 3	3 058	4 135	4 141	7 990	3 403	275	38,0	2 223
1 280	150	28,5	< 3	2 725	3 678	3 684	7 011	3 006	275	33,5	1 816
1 536	150	25,5	< 3	2 439	3 285	3 291	6 174	2 673	250	29,0	1 680
2 048 (s)	200	24,0	< 3	2 135	2 812	2 820	4 886	2 271	250	25,5	1 426
2 304 (s)	200	21,5	< 3	1 913	2 509	2 518	4 257	2 010	250	23,0	1 208
2 048 (a)	250	28,0	< 3	2 323	3 030	3 034	5 189	2 389	250	28,0	1 607
2 304 (a)	250	25,0	< 3	2 075	2 699	2 705	4 514	2 102	250	25,0	1 387

NOTE: The electrical length Y (insertion loss at specified frequency f_T) is mandatory, the (estimated) physical lengths L1 to L7 are informative.

- (s) those electrical lengths apply to the symmetric PSD.
- (a) those electrical lengths apply to the asymmetric PSD.

12.4.4 Test Loop Measurement Accuracy

The different cable sections of the test loops are specified by two-port cable models that represent real wisted pair cables. Cable simulators as well as real cables can be used to construct these test loops. The associated models and line constants are specified in annex E.

The characteristics of each test loop, including those with cascaded sections, shall approximate the models within a specified accuracy. This accuracy specification does not apply to the individual sections.

- The magnitude of the test loop insertion loss shall approximate the insertion loss of the specified models within \pm (0,4dB +5 % of insertion loss) on a dB scale, up to a maximum of 2,1 dB, between F1 and F2, where F1 and F2 are given in table 12.4.
- The Mean Error (ME) of the test loop insertion loss shall be less than 0,3 dB, and at the same time the Mean Absolute Error (MAE) shall be less than 1,5 dB, between F1 and F2 for transmission in one direction for SDSL, where F1 and F2 are given in table 12.4.
- The Mean Error (ME) of the test loop insertion loss shall be less than (for further study), and at the same time the Mean Absolute Error (MAE) shall be less than (for further study), between F1 and F2 for transmission in one direction for e-SDSL, where F1 and F2 are given in table 12.4.

To verify compliance with these ME and MAE requirements, the simulated loop shall be measured over the frequency band from Frequency 1 to Frequency 2 (F1 to F2), where F1 shall be the lowest frequency in the transmission band and F2 shall be the frequency at which the nominal loop attenuation reaches a value at which no signal can be received, or the upper transmission frequency, (as defined in table 12.4) whichever is lower. Measurements shall be made at N frequencies, separated by equal frequency increments of not more than 10 kHz.

Table 12.4: Measurement Frequency Boundaries

	F1	F2
SDSL	1kHz	Fsym
e-SDSL	1kHz	TBD

The ME and MAE of the measured channel attenuation values in dB, relative to the theoretical loop attenuation values in dB shall be calculated for the N points measured. Theoretical values of loop attenuation shall be calculated using the RLGC parameters in annex F and calculated according to annex G, assuming source and load impedances of $\mathbf{R}_{\mathbf{V}}$.

$$ME = \left[\sum_{i=1}^{N} (ActualAttenuation_{i} - TheoreticalAttenuation_{i}) \right]$$

ME is given by: (Attenuation values in dB)

$$MAE = \sum_{i=1}^{N} \left| ActualAttenuation_{i} - TheoreticalAttenuation_{i} \right|$$

$$N$$


MAE is given by: (Attenuation values in dB)

- The magnitude of the test loop characteristic impedance shall approximate the characteristic impedance of the specified models within +/- 7% on a linear scale, between frequencies F1 and F2, as given in table 12.4.
- The group delay of the test loop shall approximate the group delay of the specified cascaded models within +/- 3% on a linear scale, between frequencies F1 and F2, as given in table 12.4.

The electrical lengths (insertion loss at specified test frequency) of the test loops, specified in clause 12.4.3, are normative. If the physical length of a test loop implementation is such that *electrical* length is out of specification, its total *physical* length shall be adjusted accordingly to correct this error. This adjustment to the loop insertion loss by scaling of the physical length should also be used to correct for extra attenuation caused by the noise injection circuit.


12.5 Impairment generator

The noise injected by the impairment generator into the test set-up is frequency and testloop length dependent. The noise is also different for downstream performance tests and upstream performance tests. Figure 12.6 illustrates this for the *alien* noise (other than the SDSL modem under test) when the length of testloop #2 is fixed at 3 km. Figure 12.7 illustrates this for various loop lengths in the case that the *alien* noise of model "B" is applied. These figures show the alien noise only. The self noise (of SDSL) shall be combined with this alien noise.



NOTE: This is the noise, resulting from three of the four noise models for SDSL, in the case that the length of testloop #2 is fixed at 3 km.

Figure 12.6: Examples of alien noise spectra that are to be injected into the test set-up, while testing SDSL systems



NOTE: This is the alien noise, resulting from noise model B for SDSL, in the case that the length of testloop #2 varies from 1 km to 4 km. This demonstrates that the test noise is length dependent, to represent the FEXT in real access network cables.

Figure 12.7: Examples of alien noise spectra that are to be injected into the test set-up, while testing SDSL systems

The definition of the impairment noise for SDSL performance tests is very complex and for the purposes of the present document has been broken down into smaller, more easily specified components. These separate, and uncorrelated, impairment "generators" may therefore be isolated and summed to form the impairment generator for the SDSL system under test. The detailed specifications for the components of the noise model(s) are given in this clause, together with a brief explanation.


12.5.1 Functional description

Figure 12.8 defines a functional diagram of the composite impairment noise. It defines a functional description of the combined impairment noise, as it must be probed at the receiver input of the SDSL transceiver under test. The probing is described in clause 12.2.2.

The functional diagram has the following elements:

- the seven impairment "generators" G1 to G7 generate noise as defined in clauses 12.5.3.1 to 12.5.3.7. Their noise characteristics are independent from the testloops and bit rates;
- the transfer function $H_1(f, L)$ models the length and frequency dependency of the NEXT impairment, as specified in clause 12.5.3.1. The transfer function changes with the electrical length of the testloop and with the frequency f, roughly according to $f^{0,75}$;
- the transfer function $H_2(f, L)$ models the length and frequency dependency of the FEXT impairment, as specified in clause 12.5.3.2. The transfer function changes with the electrical length of the testloop and with the frequency f, roughly according to f times the cable transfer function;
- switches S1to S7 determine whether or not a specific impairment generator contributes to the total impairment during a test;
- amplifier A1 models the property to increase the level of some generators simultaneously to perform the noise margin tests. A value of x dB means a frequency independent increase of the level by x dB over the full band of the SDSL system under test, from f_L to f_H. Unless otherwise specified, its gain is fixed at 0 dB.

In a practical implementation of the test set-up, there is no need to give access to any of the internal signals of the diagram in figure 12.8. These functional blocks may be incorporated with the testloop and the adding element as one integrated construction.



NOTE: Generator G7 is the only one, which is symbolically shown in the time domain.

Figure 12.8: Functional diagram of the composition of the impairment noise

The functional diagram (see figure 12.8) will be used for impairment tests in downstream and upstream direction. Several scenarios have been identified to be applied to SDSL testing. These scenarios are intended to be representative of the impairments found in metallic access networks.

Each scenario (or noise model) results in a length-dependent and test loop-dependent PSD description of noise. Each noise model is subdivided into two parts: one to be injected at the LT-side, and another to be injected at the NT-side of the SDSL modem link under test. Therefore, seven individual impairment generators G1 to G7 can represent different values for each noise model they are used in. Specifically, G1 and G2 are dependent on which unit, LT or NT, is under test.

Generators G1 - G4 represent cross talk noise. The spectral power $P_{xn}(f)$ for cross talk noise is characterized by the sum:

$$P_{xn}(f) = |A1|^2 \times \left\{ \; |H_1(f,L)|^2 \times P_{G1}(f) + |H_2(f,L)|^2 \times P_{G2}(f) + P_{G3}(f) \; \right\} + P_{G4}(f)$$

Each component of this sum is specified in the following clauses. Only the noise generators that are active during testing should be included during calibration. This combined impairment noise is applied to the receiver under test, at either the LT (for upstream) or NT (for downstream) ends of the test-loop.

Generators G5 and G6 represent ingress noise.

12.5.2 Cable crosstalk models

The purpose of the cable cross-talk models is to model both the length and frequency dependency of crosstalk measured in real cables. These crosstalk transfer functions adjust the level of the noise generators in figure 12.8 when the electrical length of the testloops is changed. The frequency and length dependency of these functions is in accordance with observations from real cables. The specification is based on the following constants, parameters and functions:

- variable f identifies the frequency in Hz;
- constant f₀ identifies a chosen reference frequency, which was set to 1 MHz;

- variable L identifies the physical length of the actual testloop in meters. This physical length is derived from
 the specified electrical length using the cable models in annex G and the cable characteristics of annex F.
 Values are summarized in tables 12.2 and 12.3 for each combination of payload bit rate, noise model and
 testloop;
- constant L₀ identifies a chosen reference length, which was set to 1 km;
- transfer function $s_{T0}(f, L)$ represents the frequency and length dependent amplitude of the transfer function of the actual testloop. This value equals $s_{T0} = |s_{21}|$, where s_{21} is the transmission s-parameter of the loop normalized to 135 Ω . Annex G provides formulas to calculate this s-parameter;
- constant K_{xn} identifies an empirically obtained number that scales the NEXT transfer function H₁(f, L). The
 resulting transfer function represents a power summed crosstalk model of the NEXT as it was observed in a
 test cable. Although several disturbers and wire pairs were used, this function H₁(f, L) is scaled down as if it
 originates from a single disturber in a single wire pair;
- constant K_{xf} identifies an empirically obtained number that scales the FEXT transfer function H₂(f, L). The
 resulting transfer function represents a power summed crosstalk model of the FEXT as it was observed in a
 test cable. Although several disturbers and wire pairs were used, this function H₂(f, L) is scaled down as if it
 originates from a single disturber in a single wire pair.

The transfer functions in table 12.5 shall be used as crosstalk transfer functions in the impairment generator.

Table 12.5: Definition of the crosstalk transfer functions

	$H_1(f, L) = K_{XII} \times (f/f_0)^{0.75} \times \sqrt{1 - s_{T0}(f, L) ^4}$
	$H_2(f,L) = K_{Xf} \times (f/f_0) \times \sqrt{(L/L_0)} \times s_{T0}(f,L) $
	$K_{xn} = 10^{(-50/20)} \approx 0,0032, f_0 = 1 \text{ MHz}$
	$K_{xf} = 10^{(-45/20)} \approx 0,0056, L_0 = 1 \text{ km}$
	$s_{T0}(f, L)$ = testloop transfer function
NOTE:	These values are rounded values, and chosen to be close to the VDSL draft system requirements. This choice is equivalent to 50

These values are rounded values, and chosen to be close to the VDSL draft system requirements. This choice is equivalent to 50 dB NEXT loss and 45 dB EL-FEXT loss at a cable section of 1 km. At this moment, it is by no means sure that these are reasonable values to represent the "average" European cables. The few measurements that are available for European cables demonstrate sometimes significant differences from the above values. This is an area of further study.

12.5.3 Individual impairment generators

12.5.3.1 Equivalent NEXT disturbance generator [G1.xx]

The NEXT noise generator represents the equivalent disturbance of all impairment that is identified as crosstalk noise from a predominantly Near End origin. This noise, filtered by the NEXT crosstalk coupling function of clause 12.5.2, will represent the contribution of all NEXT to the composite impairment noise of the test.

The PSD of this noise generator is one of the PSD profiles, as specified in clause 12.5.4. For testing upstream and downstream performance different PSD profiles shall be used, as specified below:

```
- G1.UP.# = X.LT.# = (XS.LT.# \bigstar XA.LT.#)
```

- **G1.DN.**# = X.NT.# = (XS.NT.# $\bigstar XA.NT.$ #)

The symbols in this expression, refer to the following:

- Symbol "#" is a placeholder for noise model "A", "B", "C" or "D".
- Symbol "X.LT.#" and "X.NT.#" refers to the **overall** crosstalk profile, as defined in clause 12.5.4.1.
- Symbol "XS.LT.#" and "XS.NT.#" refers to the **self** crosstalk profile, as defined in clause 12.5.4.1.1.
- Symbol "XA.LT.#" and "XA.NT.#" refers to the **alien** crosstalk profile, as defined in clause 12.5.4.1.2.
- Symbol " \bullet " refers to the FSAN crosstalk sum of two PSDs. This FSAN crosstalk sum is defined as $P_X = (P_{XS}^{Kn} + P_{XA}^{Kn})^{1/Kn}$, where P denotes the PSDs in W/Hz, and $K_n = 1/0.6$.

In the case that the overall crosstalk noise is defined as the combination of self-crosstalk and alien crosstalk, a weighed sum "•" of two individually defined profiles has to be evaluated.

The NEXT transfer function $H_1(f,L)$ is modelled separately in clause 12.5.2.

The noise of this noise generator shall be uncorrelated with all the other noise sources in the impairment generator, and uncorrelated with the SDSL system under test. The noise shall be random in nature and near Gaussian distributed, as specified in clause 12.5.4.2.

12.5.3.2 Equivalent FEXT disturbance generator [G2.xx]

The FEXT noise generator represents the equivalent disturbance of all impairment that is identified as crosstalk noise from a predominantly Far End origin. This noise, filtered by the FEXT crosstalk coupling function of clause 12.5.2, will represent the contribution of all FEXT to the composite impairment noise of the test.

The PSD of this noise generator is one of the PSD profiles, as specified in clause 12.5.4. For testing upstream and downstream performance different PSD profiles shall be used, as specified below:

```
- G2.UP.# = X.NT.# = (XS.NT.# \diamond XA.NT.#)
```

- **G2.DN.**# =
$$X.LT.# = (XS.LT.# • XA.LT.#)$$

The symbols in this expression, refer to the following:

- Symbol "#" is a placeholder for noise model "A", "B", "C" or "D".
- Symbol "X.LT.#" and "X.NT.#" refers to the **overall** crosstalk profiles, as defined in clause 12.5.4.1.
- Symbol "XS.LT.#" and "XS.NT.#" refers to the **self** crosstalk profiles, as defined in clause 12.5.4.1.1.
- Symbol "XA.LT.#" and "XA.NT.#" refers to the **alien** crosstalk profiles, as defined in clause 12.5.4.1.2.
- Symbol " \bullet " refers to the FSAN crosstalk sum of two PSDs. This FSAN crosstalk sum is defined as $P_X = (P_{XS}^{Kn} + P_{XA}^{Kn})^{1/Kn}$, where P denotes the PSDs in W/Hz, and $K_n = 1/0.6$.

In the case that the overall crosstalk noise is defined as the combination of self crosstalk and alien crosstalk, a weighed sum "•" of two individually defined profiles has to be evaluated.

The FEXT transfer function $H_2(f,L)$ is modelled separately in clause 12.5.2.

The noise of this noise generator shall be uncorrelated with all the other noise sources in the impairment generator, and uncorrelated with the SDSL system under test. The noise shall be random in nature and near Gaussian distributed, as specified in clause 12.5.4.2.

12.5.3.3 Background noise generator [G3]

The background noise generator is inactive and set to zero.

12.5.3.4 White noise generator [G4]

The white noise generator has a fixed, frequency independent value, and is set to a level between -140 dBm/Hz and -120 dBm/Hz, into 135 Ω . The noise of this noise generator shall be uncorrelated with all the other noise sources in the impairment generator, and uncorrelated with the SDSL system under test. The noise shall be random in nature and near Gaussian distributed, as specified in clause 12.5.4.2.

12.5.3.5 Broadcast RF noise generator [G5]

NOTE 1: Work on a specification dealing with generic RFI testing methods is ongoing. It is expected that the specification will contain a complete RFI testing specification, which will be mandatory for SDSL. This is why this clause is currently for information only.

The broadcast RF noise generator represents the discrete-tone line interference caused by amplitude modulated broadcast transmissions in the SW, MW and LW bands, which ingress into the cable. These interference sources have more temporal stability than the amateur (ham) interference (see clause 12.5.3.6) because their carriers are not suppressed. Ingress causes differential mode as well as common mode interference.

The ingress noise signal for differential mode impairment (or common mode impairment) is a superposition of random modulated carriers (AM). The total voltage U(t) of this signal is defined as:

$$U(t) = \sum_{\mathbf{k}} U_{\mathbf{k}} \times \cos(2\pi f_{\mathbf{k}} \times t + \varphi_{\mathbf{k}}) \times (1 + m \times \alpha_{\mathbf{k}}(t))$$

The individual components of this ingress noise signal U(t) are defined as follows:

- $U_{\bf k}$ The voltage $U_{\bf k}$ of each individual carrier should be as specified in table 12.5 as power level P (dBm) into a resistive load R, equal to the design impedance $R_{\rm V} = 135~\Omega$. Note that spectrum analysers will detect levels that are slightly higher than the values specified in table 12.5 when their resolution bandwidths are set to 10 kHz or more, since they will detect the modulation power as well.
- f_k The frequency f_k of each individual carrier should be as specified in table 12.5. The frequency values in table 12.5 do not represent actual broadcast frequencies but are chosen such that they cover the frequency range that is relevant for SDSL modems. Note that the harmonic relation between the carriers in table 12.5 is minimal.
- φ_k The phase offset φ_k of each individual carrier shall have a random value that is uncorrelated with the phase offset of every other carrier in the ingress noise signal.
- m The modulation depth m of each individually modulated carrier shall be m = 0.32, to enable a modulation index of at least 80 % during the peak levels of the modulation signal $m \times \alpha_{le}(t)$.
- $\alpha_{\mathbf{k}}(t)$ The normalized modulation noise $\alpha_{\mathbf{k}}(t)$ of each individually modulated carrier shall be random in nature, shall be Gaussian distributed in nature, shall have an RMS value of $\alpha_{\rm rms} = 1$, shall have a crest factor of 2,5 or more, and shall be uncorrelated with the modulation noise of each other modulated carrier in the ingress noise signal.
- Δb The modulation width Δb of each modulated carrier shall be at least 2×5 kHz. This is equivalent to creating α_k (t) from white noise, filtered by a low-pass filter with a cut-off frequency at $\Delta b/2 = 5$ kHz. This modulation width covers the full modulation band used by AM broadcast stations.

NOTE 2: The precise specification of the spectral shape requirements of the modulation signal is for further study.

The broadcast RF noise generator represents the discrete tone-line interference caused by amplitude modulated broadcast transmissions in the SW, MW and LW bands which ingress into the differential or transmission mode of the wire-pair. These interference sources have more temporal stability than the amateur/ham interference because their carrier is not suppressed. The Modulation Index (MI) is usually up to 80 %. These signals are detectable using a spectrum analyser and result in line spectra of varying amplitude in the frequency band of the SDSL system under test. Maximum observable power levels of up to -40 dBm can occur on telephone lines in the distant vicinity of broadcast AM transmitters. The noise is typically dominated by the closest 10 or so transmitters to the victim wire-pair.

Several noise models are specified in this clause. The average minimum power of each carrier frequency is specified in table 12.6 for each model, but these values are for further study (see the note 1 at the beginning of the clause).

Table 12.6: Average minimum RFI noise power versus frequency

frequency	153	207	270	531	603	711	801	909	981	1 296	kHz
power	-70	-44	-70	-70	-49	-70	-70	-44	-70	-49	dBm

12.5.3.6 Amateur RF noise generator [G6]

The amateur radio noise generator is identical to the broadcast RF noise generator with different frequency and power values. These values are for further study.

12.5.3.7 Impulse noise generator [G7]

A test with this noise generator is required to prove the burst noise immunity of the SDSL transceiver. The impulse noise waveform V(t) (hereafter called the "test impulse") is defined as:

$$V(t) = \begin{cases} K|t|^{-3/4} & t > 0 \\ 0 & t = 0 \\ -K|t|^{-3/4} & t < 0 \end{cases}$$

where t is time given in units of seconds and K is a constant defined numerically in table 12.7. If the pulse is realized using discrete samples of V(t), the waveform should be sampled at:

$$t = (2n - 1)\frac{T}{2}$$

where T is the sampling period and (1/T) should be at least twice the symbol rate of the system under test. The sampled peak-to-peak amplitude will vary with sampling rate. It can be calculated using the following formula:

$$V_{p-p} = 2K \left| \frac{T}{2} \right|^{-\frac{3}{4}}$$

Table 12.7: Impulse noise peak-to-peak voltage requirement

К	V _{P-P} of the test impulse sampled at 2 Msamples/s
1,775 × 10 ⁻⁶	320 mV

For a sampling rate of 2 Msamples/s, a minimum of 8 000 samples is required with an amplitude accuracy of at least 12 bits. Figure 12.9 shows the test impulse sampled at 2 Msamples/s. The injection circuit shall be identical to that described in clause 12.2.3.




Figure 12.9: Time Domain Representation of the Test Pulse Sampled at 2 Msamples/s

A compliant unit shall pass the impulse noise test specified in table 12.8. The minimum test period shall be 10 s. Each SDSL termination shall be tested independently, i.e. the impulse noise waveform is not injected at both terminations simultaneously. No other impairment source shall be active during this test.

Table 12.8: Impulse Noise Test Criteria

Test Loop	Test Pulse V _{P-P} when	· ·	Bit Error Ratio Upper						
	Sampled at 2 Msamples/s	Rate	Limit						
Loop#2 320 mV		10 Hz	9,0 × 10 ⁻⁴						
NOTE 1: and the BER limit applies to the pair under test.									
NOTE 2: The entries in th	· · · · · ·								

NOTE 2: The entries in this table only correctly apply to the 2304 kbit/s symmetric case Appropriate values for other rates and PSDs are for further study.

NOTE 3: Test loop length can be determined from table 12.3

12.5.4 Profiles of the individual impairment generators

Crosstalk noise represents all impairment that originates from systems connected to adjacent wire pairs that are bundled in the same cable. Their wires are coupled to the wires of the xDSL system under test, causing this spectrum of crosstalk noise to vary with the electrical length of the testloop.

To simplify matters, the definition of crosstalk noise has been broken down into smaller, more easily specified components. The two generators G1 and G2 represent the "equivalent disturbance". Their noise level originates from a mixture of many disturbers in a real scenario, as if all disturbers are collocated at the ends of the testloops.

This equivalent disturbance, filtered by the NEXT and FEXT coupling functions, will represent the crosstalk noise that is to be injected in the test set-up. This approach has isolated their definition from the NEXT and FEXT coupling functions of the cable.

For SDSL testing, several models for crosstalk noise have been defined. The noise generated by these two equivalent disturbers is specified in this clause in the frequency domain as well as in the time domain.

The frequency domain characteristics of each generator G1 and G2 is defined by a spectral profile, so each noise model has its own pair of spectral profiles:

- the profiles X.LT.# in this clause describe the total equivalent disturbance of a technology mix that is virtually co-located at the LT end of the testloop. This noise is represented by equivalent disturbance generator G1, when stressing upstream signals, and by equivalent disturbance generator G2 when stressing downstream signals;
- the profiles X.NT.# in this clause describe the total equivalent disturbance of a technology mix that is virtually co-located at the NT end of the testloop. This noise is represented by equivalent disturbance generator G2, when stressing upstream signals, and by equivalent disturbance generator G1 when stressing downstream signals.

The PSD levels of equivalent disturbance generator G1 and G2 are interchanged for upstream and downstream testing.

12.5.4.1 Frequency domain profiles for SDSL

This clause specifies the PSD profiles X.LT.# and X.NT.# that apply for the equivalent disturbers G1 and G2 when testing SDSL systems. In this nomenclature "#" is used as a placeholder for noise model "A", "B", "C", and "D".

Four noise models have been defined for SDSL:

- **type "A" models** are intended to represent a high penetration scenario where the SDSL system under test is placed in a distribution cable (up to hundreds of wire pairs) that is filled with many other (potentially incompatible) transmission systems;
- **type "B" models** are intended to represent a medium penetration scenario where the SDSL system under test is placed in a distribution cable (up to tens of wire pairs) that is filled with many other (potentially incompatible) transmission systems;
- **type "C" models** are intended to represent a legacy scenario that accounts for systems such as ISDN-PRI (HDB3), in addition to the medium penetration scenario of model "B";
- **type "D" models** are intended to represent a reference scenario consisting of a cable filled with SDSL systems all operating at the same rate, or filled with SDSL systems operating at different rates.

Noise generator G1 specifies the NEXT component of the noise and is specified in clause 12.5.3.1 for upstream and downstream testing. Noise generator G2 specified the FEXT component of the noise and is specified in clause 12.5.3.2 for upstream and downstream testing.

These profiles shall be met for all frequencies between 1 kHz to 1 MHz.

12.5.4.1.1 Self crosstalk profiles

The noise profiles XS.LT.# and XS.NT.#, representing the equivalent disturbance of self crosstalk, are specific to the PSD parameters of the system under test, defined by the specific payload, symmetry and power-back-off features. For compliance with the requirements of the present document, the appropriate nominal PSD from clause 9.4 shall be used.

For testing SDSL, four noise models for self crosstalk have been defined. The LT- and NT-profiles are specified in table 12.6.

In this nomenclature "#" is a placeholder for noise model "A", "B", "C" or "D". "SDSL.dn" is the signal spectrum that SDSL transmits in the downstream direction, and "SDSL.up" in the upstream direction.

Table 12.9: Definition of the self crosstalk for SDSL testing

	Model A	Model B	Model C	Model D				
XS.LT.#:	"SDSL.dn" + 11,7 dB	"SDSL.dn" + 7,1 dB	"SDSL.dn" + 7,1 dB	"SDSL.dn" + 10,1 dB				
XS.NT.#:	XS.NT.#: "SDSL.up" + 11,7 dB							
NOTE: T	NOTE: The different noise models use different gain factors.							

12.5.4.1.2 Alien crosstalk profiles

The noise profiles XA.LT.# and XA.NT.#, representing the equivalent disturbance of alien crosstalk. For testing SDSL, four noise models for alien crosstalk have been defined. The LT-profiles are specified in table 12.9 and the NT-profiles in table 12.10. Each PSD profile originates from a mix of disturbers. The alien noise in model D is made inactive, to achieve one pure self crosstalk scenario.

Table 12.10: Break frequencies of the "XA.LT.#" PSD profiles that specify the equivalent disturbance spectra of alien disturbers

XA.	LT.A	XA.LT.B		XA.	LT.C	XA.	LT.D
Freq	PSD	Freq	PSD	Freq	PSD	Freq	PSD
[Hz]	[dBm/Hz]	[Hz]	[dBm/Hz]	[Hz]	[dBm/Hz]	[Hz]	[dBm/Hz]
1	-20,0	1	-25,7	1	-25,7		
15 k	-20,0	15 k	-25,7	15 k	-25,7		
30 k	-21,5	30 k	-27,4	30 k	-27,4	ALL	-∞
67 k	-27,0	45 k	-30,3	45 k	-30,3		
125 k	-27,0	70 k	-36,3	70 k	-36,3		
138 k	-25,7	127 k	-36,3	127 k	-36,3		
400 k	-26,1	138 k	-32,1	138 k	-32,1		
1 104 k	-26,1	400 k	-32,5	400 k	-32,5		
2,5 M	-66,2	550 k	-32,5	550 k	-32,5		
4,55 M	-96,5	610 k		610 k	-34,8		
30 M	-96,5	700 k	-35,4	700 k	-35,3		
		1 104 k	-35,4	1 104 k	-35,3		
		4,55 M	,	1,85 M	,		
		30 M	-103,0	22,4 M	-103,0		
				30 M	-103,0		

NOTE: The PSD profiles are constructed with straight lines between these break frequencies, when plotted against a *logarithmic* frequency scale and a *linear* dBm scale. The levels are defined into a 135 Ω resistive load.

Table 12.11: Break frequencies of the "XA.NT.#" PSD profiles that specify the equivalent disturbance spectra of alien disturbers

1.AX	A.TV	XA	XA.NT.B		XA.NT.C			XA.	NT.D
Freq	PSD	Freq	PSD		Freq	PSD		Freq	PSD
[Hz]	[dBm/Hz]	[Hz]	[dBm/Hz]		[Hz]	[dBm/Hz]		[Hz]	[dBm/Hz]
1	-20,0	1	-25,7		1	-25,7			
15 k	-20,0	15 k			15 k	-25,7			
60 k	-25,2	30 k	-26,8		30 k	-26,8		ALL	-∞
276 k	-25,8	67 k	-31,2		67 k	-31,2			
500 k	-51,9	142 k	-31,2		142 k	-31,2			
570 k	-69,5	156 k	-32,7		156 k	-32,7			
600 k	-69,9	276 k	-33,2		276 k	-33,2			
650 k	-62,4	400 k	- , -		335 k				
763 k	-62,4	500 k	-57,9		450 k				
1,0 M	-71,5	570 k	-75,7		750 k				
2,75 M	-96,5	600 k	-76,0		1 040 k	-45,5			
30 M	-96,5	650 k	-68,3		2,46 M	-63,6			
		763 k			23,44 M	-103,0			
		1,0 M			30 M	-103,0			
		2,8 M							
		30 M	-103,0						

NOTE: The PSD profiles are constructed with straight lines between these break frequencies when plotted against a *logarithmic* frequency scale and a *linear* dBm scale. The levels are defined into a 135 Ω resistive load.

12.5.4.2 Time domain profiles of generator G1 to G4

The noise, as specified in the frequency domain in clauses 12.5.3.1 to 12.5.3.7, shall be random in nature and near Gaussian distributed. This means that the amplitude distribution function of the combined impairment noise injected at the adding element shall lie between the two boundaries as illustrated in figure 12.10, where the non-shaded area is the allowed region. The boundaries of the mask are specified in table 12.11.

It is expected that noise generators will generate signals that are approximately Gaussian. Therefore, the upper bound of figure 12.9 is loose. PDFs of signals generated by noise generators are expected to be well below the upper bound allowed by the PDF mask shown in figure 12.10.

The amplitude distribution function F(a) of noise u(t) is the fraction of the time that the absolute value of u(t) exceeds the value "a". From this definition, it can be concluded that F(0) = 1 and that F(a) monotonically decreases up to the point where "a" equals the peak value of the signal. From there on, F(a) vanishes:

$$F(a) = 0$$
, for $a \ge |u_{peak}|$

The boundaries on the amplitude distribution ensure that the noise is characterized by peak values that are occasionally significantly higher than the rms-value of that noise (up to 5 times the rms-value).




Figure 12.10: Mask for the amplitude distribution function

Table 12.12: Upper and lower boundaries of the amplitude distribution function of the noise

Boundary (σ = rms value of noise)	interval
lower / / / / / /	0 ≤ a/σ < CF
$F_{lower}(a) = 0$	CF ≤ a/σ < ∞
upper / · · / · · · · · · / · · · · · · · ·	0 ≤ a/σ < A
$F_{\text{upper}}(a) = (1 + \varepsilon) \times \{1 - \text{erf}(A/\sqrt{2})\}$	A ≤ a/σ < ∞

parameter	value
crest factor	CF = 5
Gaussian gap	$\varepsilon = 0,1$
	A = CF/2 = 2,5

The meaning of the parameters in table 12.11 is as follows:

- CF denotes the minimum crest factor of the noise, that characterizes the ratio between the absolute peak value and rms value (CF = $|u_{peak}|/u_{rms}$);
- ε denotes the Gaussian gap that indicates how "close" near Gaussian noise approximates true Gaussian noise;
- A denotes the point beyond which the upper limit is relaxed to allow the use of noise signals of practical repetition length.

12.5.4.3 Mandatory noise shape substitution rule

The strict application of the test procedure requires a different noise shape for each test although some of the noise shapes are very similar. In order to reduce the number of possible noise shapes, the following substitution rule is mandatory. It reduces the number of noise shapes from 280 to 22.

Table 12.12 tabulates the noise substitution rule. The following nomenclature is used to describe a shape:

"Side (C or R) Rate (384 to 2 304) PSDType (s for symmetric) noise model (A to D)"

- EXAMPLE 1: C384sA2 represents the noise shape on the LT side for the 384 kbps rate using the symmetric PSD corresponding to noise model A and loop 2.
- EXAMPLE 2: C384sAX represents the noise shape on the LT side for the 384 kbps rate using the symmetric PSD corresponding to noise model A and any loop.
- EXAMPLE 3: Rule 7 requires that the following noise shapes: R384sA1, R384sA2, R384sA3, R384sA4, R384sA5, R384sA6, R384sA7, R512sA1, R512sA2, R512sA3, R512sA4, R512sA5, R512sA6, R512sA7 be replaced by the single noise shape R768sA2.
- EXAMPLE 4: Conducting test set 3 of table 12.1 for 384 kbps at the LT end. The loop and transceiver would be set-up as per the test description (loop #3 upstream set to 43 dB @ 150 kHz, which is equivalent to a length of 5 563 m). The transceiver would be set to 384 kbps. The noise shape injected would be "R768sC2" rather than "C384sD3" (rule 9).

Table 12.13: Noise shape substitution rule

Rule #	This shape	Replaces those shapes (on a row by row basis) where X represents any loop					
	•	number					
1	"C768sA2"	"C384sAX"	"C512sAX"				
2	"C768sC2"	"C384sBX"	"C512sBX"	"C384sCX"	"C512sCX"		
3	"C1536sA2"	"C768sAX"	"C1024sAX"	"C1280sAX"			
4	"C1536sC2"	"C768sBX"	"C1024sBX"	"C1280sBX"	"C768sCX"	"C1024sCX"	"C1280sCX"
5	"C2304sA2"	"C1536sAX"	"C2048sAX"	"C2304sAX"	"C1536sAX"		
6	"C2304sC2"	"C1536sBX"	"C2048sBX"	"C2304sBX"	"C1536sCX"	"C2048sCX"	"C2304sCX"
7	"R768sA2"	"R384sAX"	"R512sAX"				
8	"R768sB2"	"R384sBX"	"R512sBX"				
9	"R768sC2"	"R384sCX"	"R512sCX"	"C384sDX"	"R384sDX"	"C512sDX"	"R512sDX"
10	"R1536sA2"	"R768sAX"	"R1024sAX"	"R1280sAX"	"R1536sAX"		
11	"R1536sB2"	"R768sBX"	"R1024sBX"	"R1280sBX"	"R1536sBX"		
12	"R1536sC2"	"R768sCX"	"R1024sCX"	"R1280sCX"	"R1536sCX"		
13	"R2048sA2"	"R2048sAX"					
14	"R2048sB2"	"R2048sBX"					
15	"R2048sC2"	"R2048sCX"					
16	"R2304sA2"	"R2304sAX"					
17	"R2304sB2"	"R2304sBX"					
18	"R2304sC2"	"R2304sCX"					
19	"C1280sD2"	"C768sDX"	"R768sDX"	"C1280sDX"	"R1280sDX"		
20	"C1536sD2"	"C1024sDX"	"R1024sDX"	"C1536sDX"	"R1536sDX"		
21	"C2048sD2"	"C2048sDX"	"R2048sDX"				
22	"C2304sD2"	"C2304sDX"	"R2304sD"				

12.6 Measurement of noise margin

At start-up, the level and shape of crosstalk noise or impulse noise are adjusted, while their level is probed at port Rx to meet the impairment level specification in clause 12.2.2. This relative level is referred to as 0 dB. The transceiver link is subsequently activated, and the bit error ratio of the link is monitored.

12.6.1 Measurement of crosstalk noise margin

For measuring the crosstalk margin, the crosstalk noise level of the impairment generator as defined in clause 12.5.4.1, shall be increased by adjusting the gain of amplifier A1 in figure 12.8, equally over the full frequency band of the SDSL system under test, until the bit error ratio is higher than 10^{-7} . This BER will be achieved at an increase of noise of x dB, with a small uncertainty of Δx dB. This value x is defined as the crosstalk noise margin with respect to a standard noise model.

The noise margins shall be measured using the testloops specified in figure 12.5 and scaled according to tables 12.2 and 12.3.

NOTE: Currently, the injected noise, for the purpose of crosstalk noise margin measurement, consist in the sum of generators G1, G2 and G4 as described in clause 12.5.1. Annex J tabulates the values of the injected noise corresponding to 0 dB margin and a white noise generator value of -140 dBm/Hz. The injected noise should be measured per clause 12.2.3.1. The mandatory test cases are described in clause 12.3. A mandatory noise substitution rule is described in clause 12.5.4.3.

12.6.2 Measurement of impulse noise susceptibility

For details refer to 12.5.3.7.

12.7 Micro interruptions

A micro interruption is a temporary line interruption due to external mechanical action on the copper wires constituting the transmission path, for example, at a cable splice. Splices can be hand-made wire-to-wire junctions, and during cable life oxidation phenomena and mechanical vibrations can induce micro interruptions at these critical points.

The effect of a micro interruption on the transmission system can be a failure of the digital transmission link, together with a failure of the power feeding (if provided) for the duration of the micro interruption.

The objective is that in the presence of a micro interruption of specified maximum length the SDSL transceiver should not reset, and the system should automatically reactivate.

The transceiver shall not be reset by a micro interruption event with a duration t = 10 ms which shall occur at an event frequency of 0,2 Hz.

For further study.

13 Power feeding

13.1 General

This clause deals with power feeding of the NTU, regenerators (if required) and the provision of power to the application interface for narrowband services under restricted conditions (lifeline circuit).

The requirements given in this clause imply compliance to EN 60950 [5].

13.2 Power feeding of the NTU

The capability for an NTU (or a REG) to be remotely powered over the span is optional. However, if this capability is provided, the NTU or REG shall meet the requirements of clauses 13.5 and 13.6.

NOTE: The remote feeding strategy may not be applicable for extremely long lines or lines including regenerators. In those cases specific feeding methods may be applied, which are for further study.

Requirements for wetting current are given in clause 13.7.

13.3 Power feeding of the interface for narrowband services

When simultaneous telephone service is provided by the NTU, feeding of restricted mode power for lifeline service has to be provided for at least one telephone set in case of local power fail. The requirements for ISDN-BA are described in EN 300 012-1 [3] and information on power feeding for analogue access is described in EN 300 001 [4], EG 201 185 [12] and TBR 021 [21].

NOTE: The remote feeding strategy may not be applicable for extremely long lines or lines including regenerators. In those cases, specific feeding methods may be applied which are for further study.

13.4 Feeding power from the LTU

The feeding power shall be limited to the values specified in EN 60950 [5] to meet the requirements for TNV-3.

13.5 Power available at the NTU

13.5.1 Static requirements

The NTU shall be able to deal with any polarity.

The maximum power drawn by the SDSL NTU when the local power fails and lifeline service has to be provided is 2,1 W.

NOTE: In order to enhance the performances in the critical conditions (longest loops and lower input voltages) and to avoid giving unnecessary burden to the design of the NTU, compliance to the 2,1 W limit is requested only when the NTU input voltage is < 70 V. With NTU input voltages higher than 70 V (short loops and higher LTU feeding voltages), a power consumption up to 2,5 W is permitted.

13.5.2 Dynamic requirements

The values given in this clause represent currently used practice of testing dynamic power feeding behaviour.

The test shall be carried out with the test circuit given in figure 13.1.

The current drawn, by the test circuit, from the voltage source shall be below X mA, where X is given in table 13.1, 1,5 s after switch-on of the feeding voltage.

When the voltage at the NTU exceeds for a first time 28~V, this voltage limit shall be maintained further on and shall not go below 28~V again.




Figure 13.1: Test circuit for NTU

Table 13.1: Values of components for NTU power source test load according to figure 13.1

Voltage range (V)	R1 (Ω)	X (mA)			
51 to 69	283	TBD (see note)			
66 to 70	473	TBD (see note)			
90 to 110	880	60			
95 to 99	981	60			
107 to 112	1 244	60			
NOTE: These values are left for further study.					

13.5.3 Reset of NTU

The NTU, independently from the operating condition such as feeding voltage, line resistance, active/deactivated state and power drawn by the user/network interface, shall enter a reset state (i.e. physical reset of the line transceiver) no later than 2 s after interruption of the remote current fed towards the NTU.

13.6 DC and low frequency AC termination of NTU

When remote power feeding is provided by the network, the NTU and the side of the REG directed towards the LTU shall enter a high impedance state within 2 s after interruption of the remote current fed towards the NTU or the REG respectively. This state shall be maintained as long as the voltage on the line stays below 18 V (DC + AC peak). In this state, the leakage current shall be less than 10 μ A and the capacitance shall be greater than 2 μ F.

13.7 Wetting Current

If the NTU is not powered by the span, wetting current may be used, with the intention to maintain low splice resistance in outside plant environments. The support of wetting current by the LTU is optional. Sinking of wetting current by the NTU is mandatory.

Due to the limited power available at remote locations regenerators are not required to source wetting current, but shall be able to sink wetting current.

If wetting current support is implemented, at least one of the methods defined in clauses 13.7.1 and 13.7.2 must be implemented.

The method in clause 13.7.1 is intended for applications in coexistence with remote power feeding. The remote power source is used as the wetting current source. A current sink at the NTU uses the remote feeding voltage present at the NTU when locally powered. In case of a local power failure at the NTU, the NTU could draw power from the same source.

The method in clause 13.7.2 is intended for environments with the absence of remote power feeding. The battery voltage at the LTU is directly used in combination with e.g. series resistors to provide wetting current. This method is also intended to be interoperable with equipment implementing the requirements of ITU-T G.991.2 [24] annex A for wetting current.

13.7.1 Wetting current implementation in coexistence with remote power feeding

If wetting current is supported, the LTU shall apply a constant voltage to the wire pair, while the NTU uses a current sink for the DC voltage arriving at the NTU.

13.7.1.1 LTU

The LTU shall present a DC voltage of 96 V to 120 V on the line if wetting current is used. The DC voltage source shall operate at least from 0 mA to 10 mA of load current for the purpose of wetting current. If the voltage source is not isolated from ground potential, the DC voltage at the line terminals shall be negative towards ground.

13.7.1.2 NTU

The NTU shall be capable of drawing between 1,0 mA and 10 mA of wetting (sealing) current from the DC voltage on the line presented at it's terminals in the case when the NTU is not span powered and the wetting current sink is enabled at the NTU. In the case of a multipair span, the wetting current range applies to the average current of all lines, allowing a single common wetting current sink for all wire pairs of a span. The voltage at the terminals of the NTU can range from 60 V to 120 V. The wetting current sink and the line terminals it is connected to, should be isolated from other electrical parts. The operation of the wetting current sink shall be independent of the polarity of the voltage applied at the line terminals.

- NOTE 1: The actual current will depend on the implementation of the wetting current sink (e.g. resistive or constant-current-sink), the DC source voltage at the LTU and the loop resistance. In the case of a multipair span with a common current sink the wetting current is distributed over the individual pairs by the parallel connection of the loop resistances.
- NOTE 2: NTU and LTU have to conform to the applicable safety regulations. In case of EN 60950 [5] the line has to be classified as a "TNV-3 circuit" with a "working voltage" of up to 120 V. This requires a "reinforced isolation" from the line to "SELV" circuits (typical for application interface). Other regulations may require the implementation of a current limitation for the LTU voltage source.
- NOTE 3: The 10mA current limit is not derived from any electrical safety specification. Its aim is to limit the power budget delivered by the network when wetting current is applied.

13.7.2 Wetting current implementation in absence of remote power feeding

The generation of wetting current at the LTU is optional. The ability of sinking wetting current at the NTU is mandatory.

13.7.2.1 Wetting current source at the LTU side:

The open circuit voltage at the LTU shall be in the range from 35 V to 72 V. If the voltage source is not isolated from ground potential, the DC voltage at the line terminals shall be negative towards ground. The short circuit current of the source at the LTU shall be 20 mA at maximum. The output current of the source shall be higher than or equal to the theoretical output current of a 35 V voltage source with a 18 k Ω series resistor under all load conditions.

NOTE: A source implementation according these requirements is intended to be compliant with ITU-T Recommendation G.991.2 [24], clause A.5.3.3.

13.7.2.2 Wetting current sink at the NTU side

Under normal operating conditions the wetting current sink shall expect a maximum voltage at the NTU input of 72 V and a maximum current of 20 mA. When the current sink at the NTU is enabled, the current drawn should be higher or equal than the theoretical value of the current drawn by a 15 k Ω resistor. The operation of the wetting current sink shall be independent of the polarity of the voltage applied at the line terminals. The wetting current sink and the line terminals it is connected to, should be isolated from other electrical parts.

To help ensure that a low splice resistance is maintained at all times, the NTU shall implement a passive wetting current sink circuit such that it sinks the current even when its circuitry is powered off for whatever reason.

- NOTE 1: The combination of the 15 k Ω limit at the NTU and the 18 k Ω limit at the LTU guarantees a wetting current greater than 1 mA with a open circuit voltage of 35 V.
- NOTE 2: The 15 k Ω limit is met by a metallic termination according ITU-T Recommendation G.991.2 [24], clause A.5.3.4 after being switched in the "ON"-state by the open circuit voltage.
- NOTE 3: NTU and LTU have to conform to the applicable safety regulations. In case of EN 60950 [5] the line has to be classified as a "TNV-3 circuit" with a "working voltage" of up to 72 V. This requires a "reinforced isolation" from the line to "SELV" circuits (typical for application interface).
- NOTE 4: The 20mA current limit is not derived from any electrical safety specification. Its aim is to limit the power budget delivered by the network when wetting current is applied.

14 Environmental requirements

14.1 Climatic conditions

Climatograms applicable to the operation of SDSL equipment can be found in ETS 300 019 [6]. The choice of classes is under national responsibility.

14.2 Safety

Safety requirements are mentioned in clause 13 "Power feeding".

14.3 Over-voltage protection

No over-voltage protection requirements are specified under the present document.

NOTE: Depending on the equipment NTU, LTU or REG, the ITU-T Recommendations K.21 [10], K.20 [9], K.44 [32]or K.45[33] should be applied.

14.4 Electromagnetic compatibility

The EMC requirements are defined according to the equipment type and as described in EN 300 386 [7].

NOTE: Additional EMC requirements may be imposed under EMC Directive (89/336/EEC) (see bibliography).

Annex A (normative): Application specific TPS-TC

A.1 TPS-TC for clear channel data

In clear channel mode, there shall be no specified relationship between the structure of the user data and its positioning within the payload sub-blocks. $k_{\rm s}$ bits of contiguous user data shall be contained within each sub-block, as specified in clause 7.1.2. The temporal relationship between the user data stream and the data within the sub-blocks shall be maintained such that the order of bits in time from the user data stream shall match the order of transmission within the SDSL payload sub-blocks. Any additional structure within the user data shall be maintained by an unspecified higher layer protocol and is outside the scope of the present document.

In the optional M-pair mode, clear channel data will be carried over all pairs using interleaving, as described in clause 7.1.4.2. The bitstream of the user data consisting of $M \times k_s$ bits is mapped to the M pairs by placing alternating bitstreams consisting of k_s bits of contiguous user data in each of the M SHDSL channels. k_s bits of contiguous user data shall be contained within a sub-block on Pair 1, and the following sets of k_s bits of contiguous user data shall be contained within a sub-block of subsequent pairs. As noted above, any additional structure within the user data shall be maintained by an unspecified higher layer protocol and is outside the scope of the present document.

A.2 TPS-TC for clear channel byte-oriented data

In the byte-oriented clear channel mode, the input byte stream shall be aligned within the SDSL payload sub-block such that the byte boundaries are preserved. Each payload sub-block is treated as containing n 8-bit time slots. Each byte from the input data stream is mapped LSB-first into the next available time slot. The first time slot begins at the first bit position within the payload sub-block, followed by time slot 2, time slot 3, ..., time slot n. k_s bits (or n bytes) of contiguous data shall be contained within each Sub-Block, as specified in clause 7.1.2. $k_s = i + n \times 8$, and, in this mode, i = 0 and $3 \le n < 36$. See figure A.1 for additional details.




Figure A.1: Clear channel byte-oriented framing

In the optional M-pair mode, byte-oriented data is carried over all M pairs using interleaving, as described in clause 7.1.4.2. A total of Mxk_s bits (Mxn bytes) of byte-oriented data shall be transported per SDSL payload sub-block. $k_s = i + nx8$, and, in this mode, i = 0 and 3 < n < 36. Only multiple of M numbers of time slots may be supported in M-pair mode. The input byte stream shall be aligned within the SDSL payload sub-block such that the byte boundaries are preserved. Each payload sub-block is treated as containing Mxn 8-bit time slots. Each byte from the input data stream is mapped LSB-first into the next available time slot. The first time slot begins at the first bit position within the payload sub-block, followed by time slot 2, time slot 3, ..., time slot n. Mxk_s bits (or Mxn bytes) of contiguous data shall be contained within each Sub-Block, as specified in clause 7.1.4.1. $k_s = i + nx8$, and, in this mode, i = 0 and $3 \le n \le 36$. The bytes from the input data stream shall be interleaved amongst Pair 1, Pair 2, ..., Pair M, such that the numbered (1 + yM) [y = 0, 1, 2, ...] bytes are carried on Pair 1, the bytes numbered (2 + yM) [y = 0, 1, 2, ...] are carried on Pair 2, ..., and the bytes numbered (M + yM) [y = 0, 1, 2, ...] are carried on Pair M. See figure A.2 for additional details.




Figure A.2: M-pair framing for byte-oriented clear channel

A.3 TPS-TC for European 2 048 kbit/s digital unstructured leased line (D2048U)

D2048U data streams contain unstructured 2,048 Mbit/s data with no specified framing. These data streams shall be carried using the clear channel TPS-TC described in clause A.1.

A.4 TPS-TC for Unaligned European 2 048 kbit/s Digital Structured Leased Line (D2048S)

Much of the data within the European network is structured as D2048S data streams, which, for purposes of the present document, can be described as 2,048 Mbit/s data streams containing 8 kHz framing, with each frame containing 32 8-bit time slots. Details of D2048S framing and associated data structure can be found in ITU-T Recommendation G.704 [18], clause 2.3.

In unaligned D2048S mode, there shall be no specified relationship between the D2048S frames and their positioning within the payload sub-blocks. $k_{\rm S}$ bits of contiguous data shall be contained within each Sub-Block, as specified in clause 7.1.2. $k_{\rm S}=i+n\times 8$, and, in this mode, n=32 and i=0. The D2048S framing clocks shall be synchronized to the SDSL clocks such that the D2048S frame always appears in the same position within each SDSL payload sub-block; however, no particular alignment is specified. The temporal relationship between the D2048S data stream and the data within the sub-blocks shall be maintained, such that that the order of bits in time from the D2048S data stream shall match the order of transmission within the SDSL payload sub-blocks.

The optional M-pair mode will not support unaligned D2048S transport.

A.5 TPS-TC for aligned European 2 048 kbit/s digital structured leased line (D2048S) and fractional

As noted in clause A.4, D2048S data streams consist of 2,048 Mbit/s data streams containing 8 kHz framing, with each frame containing 32×8 -bit time slots. In some cases, fractional D2048S data streams are used, where frames contain less than the normal 32×8 -bit time slots.

In the aligned D2048S mode, each D2048S frame shall be aligned within the SDSL payload sub-block such that the first time slot begins at the first bit position within the payload sub-block, followed by time slot 2, time slot 3, ..., time slot n. k_s bits of contiguous data shall be contained within each sub-block, as specified in clause 7.1.2. $k_s = i + n \times 8$, and, in this mode, i = 0. In D2048S applications, n = 32, and, in Fractional D2048S applications, $3 \le n < 32$. The D2048S framing clocks shall be synchronized to the SDSL clocks such that the D2048S frame always appears in the defined position within each SDSL payload sub-block. See figure A.3 for additional details.




Figure A.3: Aligned D2048S/fractional D2048S framing

In the optional M-pair mode, D2048S/fractional D2048S data will be carried over all pairs using interleaving, as described in clause 7.1.4.2. A total of Mxk_s bits of D2048S / fractional D2048S data shall be transported per SDSL payload sub-block. $k_s = i + n \times 8$, and, in this mode, i = 0. In D2048S applications, n = 32/M, and in fractional E1 applications, $3 \le n \le 16$. Only even numbers of D2048S time slots may be supported in M-pair mode. The time slots of the D2048S frame shall be interleaved among Pair 1, Pair 2, ..., Pair M, such that the bytes numbered (1 + yM) [y = 0, 1, 2, ...] are carried on Pair 1, the bytes numbered (2 + yM) [y = 0, 1, 2, ...] are carried on Pair 2, ..., and the bytes numbered (M + yM) [y = 0, 1, 2, ...] are carried on Pair M. See figure A.4 for additional details.




Figure A.4: M-pair framing for aligned D2048S/fractional D2048S

A.6 TPS-TC for synchronous ISDN BA

In this TPS-TC mode, the mapping of the ISDN customer data channels to SDSL payload channels is specified for synchronous transport of multiple ISDN BAs using clock mode 3a, as specified in clause 8.2.

The ISDN customer data channels are embedded into the payload data within the SDSL frames. ISDN channels and SDSL frames (and any other TPS-TC if dual bearer mode is utilized) are synchronized to the same clock domain.

NOTE: It is not expected that the transport mode described in this annex will be used simultaneously with the LAPV5 enveloped POTS and ISDN transport described in clause A.10. Therefore the EOC message described in clause A.10.6 can be used to signal to the other end the number of ISDN, POTS and signalling channels used.

A.6.1 ISDN BA over SDSL frames

Figure A.5 illustrates typical transport of ISDN BAs within the SDSL frames. The basic characteristics of this transport are as follows:

- B channels and D channels are mapped on SDSL payload channels;
- the ISDN BA does not need a separate synchronization since the SDSL frames are synchronized to the same clock domain. Therefore, the ISDN frame word (12 kbit/s) is not needed;
- the ISDN M-channel transports ISDN line status bits, transmission control information as well as signalling to control the ISDN connection. Only the ISDN M-channel functions, which are needed to control the interface to the ISDN terminal equipment, are transported over a messaging channel (SDSL eoc or fast signalling channel).

A.6.2 Mapping of ISDN B- and D-channels on SDSL payload channels

The ISDN B- and D- channels are transported within the SDSL payload sub-blocks. The SDSL payload data is structured within the SDSL frames as follows:

- each payload sub-block contains $k_s = i + n \times 8$ bits (i = 0..7 and n = 3..36);
- each sub-block is ordered in the following way: i 1-bit timeslots followed by n 8-bit timeslots;
- 1-bit timeslots are referred to as Z-bits, and 8-bit timeslots are referred to as B₁ ... B_n.




Figure A.5: Mapping of ISDN B- and D-channels

The payload sub-blocks are composed of combinations of $n \times 8$ bit B timeslots and $i \times 1$ bit Z-timeslots:

- *n* corresponds to the number of 64 kbit/s payload channels;
- *i* corresponds to the number of 8 kbit/s channels.

This payload structure allows efficient mapping of ISDN BA channels on SDSL frames.

- Data channels (64 kbit/s each, designated B₁ B_v) are mapped onto 64 kbit/s B-channels;
- Signalling channels (16 kbit/s each, designated D_1 D_x) are mapped onto two 8 kbit/s Z-channels each.

NOTE: If four or more ISDN BAs are transported, four D_{16} channels are mapped on one 64 kbit/s B-channel.

A general example of this mapping technique is shown in figure A.5.

A.6.3 Multi-ISDN BAs

The transport of up to 6 ISDN BAs is described in detail in the next clauses. Figure A.6 shows a mapping example for two ISDN BAs.




Figure A.6: Framing example: 2 x ISDN BA

The transport of the customer data channels of each ISDN BA requires 144 kbit/s bandwidth. Table A.1 shows the number of required B- and Z-channels.

Table A.1: K × ISDN BA

Number of ISDN BA (K)	Payload bit rate K x (128 kbit/s + 16 kbit/s)	Application	B-channels (64 kbit/s) <i>n</i>	Z-channels (8 kbit/s) i
1	144	1 ISDN BA	2	2
2	288	2 ISDN BA	4	4
3	432	3 ISDN BA	6	6
4	576	4 ISDN BA	9	0
5	720	5 ISDN BA	11	2
6	864	6 ISDN BA	13	4

A.6.4 ISDN BA for lifeline service

Lifeline service in case of local power failure can be provided by one ISDN BA. The lifeline BA is always the one that is transported over the first time slots of each payload sub-block (e.g. Z_1 , Z_2 , B_1 , B_2). Remote power feeding is provided by the central office such that the transceiver can operate in a reduced power mode.

A.6.5 ISDN BA with eoc signalling

A.6.5.1 Time slot positions of ISDN B- and D₁₆-channels (eoc signalling)

If multiple ISDN BAs are transported over SDSL, certain data channels in the SDSL payload sub-blocks must be assigned to each ISDN BA. Tables A.2 to A.5 show the allocation of the ISDN data channels of up to 4 BAs. The Signalling is transmitted over the SDSL eoc. In order to avoid unnecessary shifting of ISDN D- and B- bits, the respective D-bits are transmitted after their B- bits in the subsequent SDSL payload sub-block (B-bits in Nth payload block and D-bits in N+1th payload sub-block; if the B-bits are transmitted in the last payload sub-block of an SDSL frame, the D-bits are transmitted in the first payload sub-block of the next SDSL frame).

Table A.2: Time slot allocation for 1 ISDN BA

ISDN BA number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	B ₁	В ₂	$Z_1 + Z_2$

Table A.3: Time slot allocation for 2 ISDN BAs

ISDN BA number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	B ₁	В ₂	$Z_1 + Z_2$
2	В3	В ₄	$Z_3 + Z_4$

Table A.4: Time slot allocation for 3 ISDN BAs

ISDN BA number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	B ₁	В ₂	$Z_1 + Z_2$
2	В3	В ₄	$Z_3 + Z_4$
3	B ₅	В ₆	$Z_5 + Z_6$

Table A.5: Time slot allocation for 4 ISDN BAs

ISDN BA number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	B ₂	В ₃	B ₁ (Bit 1 and 2)
2	B ₄	B ₅	B ₁ (Bit 3 and 4)
3	В ₆	B ₇	B ₁ (Bit 5 and 6)
4	В ₈	В ₉	B ₁ (Bit 7 and 8)

A.6.5.2 Time slot Positions of ISDN B- and D_{16} -channels (EOC signalling) in M-pair mode

In the optional M-pair mode, the allocation of up to 3 ISDN BAs to time slots and Z-bits shall be as shown in tables A.2 to A.4. The allocation for 4 ISDN BAs is shown in table A.6.

Table A.6: Time Slot Allocation for 4 ISDN BAs

ISDN BRA number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	TS ₁	TS ₂	$Z_1 + Z_2$
2	TS ₃	TS ₄	$Z_3 + Z_4$
3	TS ₅	TS ₆	$Z_5 + Z_6$
4	TS ₇	TS ₈	$Z_7 + Z_8$

The Z-bits and time slots shall be interleaved amongst Pair 1, Pair 2, ..., Pair M. See figure A.7 for additional details.




Figure A.7: M-pair framing for ISDN BRA

The Z-bits and time slots shall be interleaved amongst Pair 1, Pair2, ..., Pair M, such that the first D_{16} -bit and the B_1 -channel of the first ISDN BA are carried on first Z-bit (Z_1) resp. first time slot (TS_1) of Pair 1 and the second D_{16} -bit and and the B_2 -channel on first Z-bit (Z_2) resp. first time slot (TS_2) of Pair 2. For the second ISDN BA Z_3 / Z_4 resp TS_3 / TS_4 on Pair 3 and Pair 4 are used and so forth. For the transport of ISDN BA only even numbers of M are supported. See figure A.7 for additional details.

A.6.6 ISDN BA with the optional fast signalling channel

A.6.6.1 Time slot positions of ISDN B- and D₁₆-channels in one-pair mode

The optional 8 kbit/s fast signalling channel is always conveyed in Z_1 , as shown in figure A.8. If this fast signalling channel is used, up to 6 ISDN BA can be transported over SDSL.

In order to avoid unnecessary shifting of ISDN D- and B- bits, the respective D-bits are transmitted after their B-bits in the subsequent SDSL payload sub-block (B-bits in Nth payload block and D-bits in N+1th payload block; if the B-bits are transmitted in the last payload sub-block of an SDSL frame, the D-bits are transmitted in the first payload sub-block of the next SDSL frame). Tables A.7 to A.12 show the time slot allocation using the fast signalling channel for up to 6 ISDN BA.




Figure A.8: Mapping of ISDN B- and D- channels with a fast signalling channel

Table A.7: Time slot allocation for 1 ISDN BA using the fast signalling channel

ISDN BA number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	B ₁	B ₂	$Z_2 + Z_3$

Table A.8: Time slot allocation for 2 ISDN BA using the fast signalling channel

ISDN BA number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	B ₁	В ₂	$Z_2 + Z_3$
2	B ₃	B ₄	$Z_4 + Z_5$

Table A.9: Time slot allocation for 3 ISDN BA using the fast signalling channel

ISDN BA number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	B ₁	В ₂	$Z_2 + Z_3$
2	В3	В ₄	$Z_4 + Z_5$
3	B ₅	В ₆	Z ₆ + Z ₇

Table A.10: Time slot allocation for 4 ISDN BA using the fast signalling channel

ISDN BA number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	B ₂	В3	B ₁ (Bit 1 and 2)
2	B ₄	B ₅	B ₁ (Bit 3 and 4)
3	В ₆	В ₇	B ₁ (Bit 5 and 6)
4	В ₈	В ₉	B ₁ (Bit 7 and 8)

Table A.11: Time slot allocation for 5 ISDN BA using the fast signalling channel

ISDN BA number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	В2	В ₃	$Z_2 + Z_3$
2	В ₄	B ₅	B ₁ (Bit 1 and 2)
3	В ₆	B ₇	B ₁ (Bit 3 and 4)
4	В ₈	В ₉	B ₁ (Bit 5 and 6)
5	B ₁₀	B ₁₁	B ₁ (Bit 7 and 8)

Table A.12: Time slot allocation for 6 ISDN BA using the fast signalling channel

ISDN BA number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	В ₂	В3	Z ₂ + Z ₃
2	В ₄	B ₅	$Z_4 + Z_5$
3	В ₆	B ₇	B ₁ (Bit 1 and 2)
4	В ₈	В9	B ₁ (Bit 3 and 4)
5	B ₁₀	B ₁₁	B ₁ (Bit 5 and 6)
6	B ₁₂	B ₁₃	B ₁ (Bit 7 and 8)

A.6.6.2 Time Slot Positions of ISDN B- and D_{16} -channels (fast signalling) in M-pair mode

In the optional M-pair mode, the allocation of up to 3 ISDN BAs to time slots and Z-bits shall be as shown in tables A.7 to A.9. The allocation for 4 to 6 ISDN BAs is shown in tables A.13 to A.15.

Table A.13: Time slot allocation for 4 ISDN BAs using the fast signalling channel

ISDN BA Number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	TS ₁	TS ₂	$Z_2 + Z_3$
2	TS ₃	TS ₄	$Z_4 + Z_5$
3	TS ₅	TS ₆	$Z_6 + Z_7$
4	TS ₇	TS ₈	$Z_8 + Z_9$

Table A.14: Time slot allocation for 5 ISDN BAs using the fast signalling channel

ISDN BA Number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	TS ₁	TS ₂	$Z_2 + Z_3$
2	TS ₃	TS ₄	$Z_4 + Z_5$
3	TS ₅	TS ₆	$Z_6 + Z_7$
4	TS ₇	TS ₈	$Z_8 + Z_9$
5	TS ₉	TS ₁₀	Z ₁₀ + Z ₁₁

Table A.15: Time slot allocation for 6 ISDN BAs using the fast signalling channel

ISDN BA Number	ISDN B ₁ time slot	ISDN B ₂ time slot	ISDN D ₁₆ time slots
1	TS ₁	TS ₂	$Z_2 + Z_3$
2	TS ₃	TS ₄	$Z_4 + Z_5$
3	TS ₅	TS ₆	$Z_6 + Z_7$
4	TS ₇	TS ₈	$Z_8 + Z_9$
5	TS ₉	TS ₁₀	Z ₁₀ + Z ₁₁
6	TS ₁₁	TS ₁₂	Z ₁₂ + Z ₁₃

In fast signalling mode, the time slots and Z-bits frame shall be aligned within the SDSL payload sub-block such that the Z_1 fast signalling bit occupies the first bit position within the payload sub-block on each of the M pairs. The remaining Z-bits and time slots shall be interleaved among all M pairs. See figure A.9 for additional details.




Figure A.9: M-pair framing for ISDN BA with fast signalling channel (for the M = 2 Case)

A.6.7 Signalling over the SDSL eoc or the fast signalling channel

Before the ISDN status signalling can be started, the SDSL transmission section shall be in Data Mode. The ISDN status signalling information can be optionally transmitted over two different channels:

SDSL eoc;

Fast signalling channel.

In both cases, SDSL eoc messages with their HDLC-like format are used to transport the ISDN message code. The LTU as well as NTU unit can initiate eoc messages. Generally, the ISDN-related eoc messages are transported over the SDSL eoc. In some applications, it may be appropriate to set up an additional fast signalling channel with Mx8 kbit/s bandwidth for these ISDN-related eoc messages; e.g. in the case when more than four ISDN BAs are used. It may also be used when low-latency signalling is required or when another TPS-TC signalling (e.g. ATM) has substantially restricted the use of the SDSL eoc channel.

The following description relates to SDSL core only and must be used in association with the appropriate ISDN BA specifications for digital transmission system [2], user-network interface layer 1 [3]f[28] and access digital section [27].

A.6.7.1 SDSL eoc messages

The eoc messages number 20 and 148 are used to transmit the ISDN maintenance and control functions as well as the other ISDN eoc messages. Each ISDN BA can be addressed independently by means of a four-digit number assigned in bits 4 to 7 of octet 2 in Message IDs 20 and 148 (i.e. BA 1 = 0000, .. BA 6 = 0101).

Table A.16: ISDN request - Message ID 20

Octet #	Contents	Data type	Reference
1	Message ID 20	Message ID	
2 bits 4 - 7	ISDN BA number	Unsigned char	
2 bits 0 - 3	Unused		Set to 0000
3	ISDN message code		

Table A.17: ISDN response - Message ID 148

Octet #	Contents	Data type	Reference
1	Message ID 148	Message ID	
2 bits 4 - 7	ISDN BA number	Unsigned char	
2 bits 0 - 3	Unused		Set to 0000
3	ISDN message code		

A.6.7.2 ISDN message codes

The message codes that are contained as an octet in the SDSL eoc message "ISDN Requests" are listed in table A.18. The message codes that are contained as an octet in the SDSL eoc message "ISDN Response" are listed in table A.19.

Table A.18: ISDN message codes Requests

Function	Message	eoc message code	Comment
	SIA	0001 0000	S-interface activate
S-Bus control			$(LTU \rightarrow NTU)$
	SID	0001 0001	S-interface deactivate
			$(LTU \rightarrow NTU)$
	SAI	0001 0010	S-interface activation initiated
			$(NTU \rightarrow LTU)$
	SDI	0001 0011	S-interface defect indication
			$(NTU \rightarrow LTU)$
ISDN transceiver	ACT	0000 0001	Readiness for layer 2 communication
status			$(LTU \rightarrow NTU)$
			(NTU → LTU)
	DEA	0000 0010	Intention to deactivate
	CSO	0000 0011	Cold start only
			$(NTU \rightarrow LTU)$
BA termination reset	S reset	0000 0000	Reset of ISDN control unit at NTU
			$(LTU \rightarrow NTU)$
	Operate 2B + D loopback	0011 0001	S-interface activate
ISDN eoc Messages			$(LTU \rightarrow NTU)$
	Operate B1-channel	0011 0010	Operate B1-channel loop, can be
	loopback		requested whenever the SDSL link is
			activated
			$(LTU \rightarrow NTU)$
	Operate B2-channel	0011 0011	Operate B2-channel loop, can be
	loopback		requested whenever the SDSL link is
			activated
			$(LTU \rightarrow NTU)$
	Return to normal	0011 1111	$(LTU \rightarrow NTU)$
	Hold state	0011 0000	$(LTU \rightarrow NTU)$
			$(NTU \rightarrow LTU)$
NOTE: The use of functions.	B1 and B2 channel loopback	s is optional. However, the	loopback codes are reserved for these

Table A.19: ISDN message codes responses

Function	Message	eoc message code	Comment
S-Bus control	SIA	1001 0000	S-interface activate
			$(LTU \rightarrow NTU)$
	SIAF	1101 0000	S-interface activation failed
	SID	1001 0001	S-interface deactivate
			$(NTU \rightarrow LTU)$
	SIDF	1101 0001	S-interface deactivation failed
	SAI	1001 1010	S-interface activation initiated (LTU → NTU)
	SDI	1001 0011	S-interface defect indication (LTU → NTU)
ISDN transceiver status	ACT	1000 0001	Readiness for layer 2
			communication
			$(LTU \rightarrow NTU)$
			$(NTU \rightarrow LTU)$
	DEA	1000 0010	Intention to deactivate
	CSO	1000 0011	Cold start only
			$(LTU \rightarrow NTU)$
BA termination reset	S reset ack	1000 0000	Reset of ISDN control unit at NTU
			$(NTU \rightarrow LTU)$
ISDN eoc messages	Operate 2B + D loopback	1011 0001	(NTU → LTU)
	Operate 2B+D loopback (failure)	1111 0001	
	Operate B1-channel loopback	1011 0010	(NTU → LTU)
	Operate B1-channel loopback (failure)	1111 0010	
	Operate B2-channel loopback	1011 0011	(NTU → LTU)
	Operate B2-channel loopback (failure)	1111 0011	
	Return to normal	1011 1111	$(NTU \rightarrow LTU)$
	Return to normal (failure)	1111 1111	
	Hold state	1011 0000	$(LTU \rightarrow NTU)$
			$(NTU \rightarrow LTU)$
	Unable to comply acknowledgement	1111 0100	(NTU → LTU)

A.6.7.3 Definition of eoc messages

A.6.7.3.1 S-Bus control

The ISDN S-buses, which connect the ISDN terminals with the NTU, can be controlled independently with the respective message (SIA, SID, , and Act) for each S-bus. These messages are transmitted as SDSL eoc messages. The LTU side can activate and deactivate the S-bus; the NTU can only activate the S-bus and get status information.

SIA (S-interface activate): This message is used in the LTU-to-NTU direction to request the NTU to activate the interface at the S reference point.

In the NTU-to-LTU direction, the respective responses are SIA (S-interface activate).

SID (S-interface deactivate): In the LTU-to-NTU direction, this message is used to request the NTU to deactivate the interface at the S reference point and to release a complete loopback in the NTU.

In the NTU-to-LTU direction, the respective responses are SID (S-interface deactivate).

SAI (S-interface activation initiated): In the NTU-to-LTU direction, this message is used to inform the LTU that activation of the S-interface and S-bus have been initiated by a terminal equipment.

In the NTU-to-LTU direction, the respective response is **SAI**.

SDI (S-interface defect indication): In the NTU-to-LTU direction, this message is used to inform the LTU, that the NTU has lost the connection to the TE on the S-bus.

In the LTU-to-NTU direction, the respective response is **SDI.**

A.6.7.3.2 ISDN transceiver status

ACT (Readiness for layer 2 communication): This message is used in the LTU-to-NTU and in the NTU-to-LTU direction to communicate readiness for layer 2 communications.

In the NTU-to-LTU or the LTU-to-NTU direction, the respective responses is also ACT.

CSO (Cold start only): This message is used in the NTU-to-LTU direction to indicate the cold start only mode.

In the LTU-to-NTU direction, the respective response is also CSO.

A.6.7.3.3 BA termination reset

The status and condition of each ISDN BA and its S-interface at the NTU side can be individually monitored from the LTU side. If a failure or blocking at one ISDN BA is detected, this situation can be resolved by "S reset" that puts the control unit of the S-interface into its default state (the deactivated state). Other BAs or other services are not affected.

A.6.7.3.4 ISDN OAM messages

Operate 2B+D/B1/B2 loopback: These messages are used in the LTU-to-NTU direction to request the NTU to transparently loopback towards the network at the interface at the S reference point the user-data: 2B+D, or the individual B1- or B2-channel only. The loopback of the individual B-channels is optional. All loopbacks are released by deactivation with a SID message.

In the NTU-to-LTU direction Operate 2B+D/B1/B2 loopback are the respective responses.

Return to normal: This message is used in the LTU-to-NTU direction to request the NTU to release all outstanding eoc-controlled operations and to reset the eoc-processor to ist initial state.

In the NTU-to-LTU direction **Return to normal is** the respective response.

Hold state: This message is used in the LTU-to-NTU direction to request the NTU to maintain the eoc-processor and anyactive eoc-controlled operation in its present state. In direction the NTU-to-LTU the message can be used to indicate that an eoc-frame with improper address has been received.

Unable to comply acknowledgement: This message is used in the NTU-to-LTU direction that the NTU has validated the receipt of an eoc message, but this message is not in its menu.

A.6.7.4 Activation/Deactivation sequence charts

The sequence charts for the activation and deactivation of the S-bus are shown in figures A.10 to A.13.




Figure A.10: ISDN BA activation initiated by the network




Figure A.11: ISDN BA activation initiated by the terminal equipment




Figure A.12: ISDN BA loopback 2 activation




Figure A.13: ISDN BA deactivation

A.6.7.5 State transition tables

In tables A.21 and A.22 examples for state transition tables of the NTU and the LTU are shown with the description of LTU Failure Elements Fex in table A.20.

Table A.20: Legend to state transition table for the LTU

Name	Description
-	No state change
1	Impossible by definition of peer-to-peer physical layer procedures or system internal reasons
	Impossible by definition of the physical layer service
Start T2	Timer 2 (25 ms \leq t \leq 100 ms) prevents from unintentional reactivation. For detailed description see EN 300 012-1 [3] note 3 to table 8
FE1	ET-to-LTU - Activate access
FE2	LTU-to-ET - Access activation initiated
FE3	LTU-to-ET - Activation pending
FE4	LTU-to-ET - Access or loopback activated
FE5	LTU-to-ET - Deactivate access
FE6	LTU-to-ET - Access deactivated
FE7	LTU-to-ET - Reset
FE8	ET-to-LTU - Activate loopback
FE12	LTU-to-ET - LOS/LFA at the T-reference point (S-bus)

Table A.21: State transition table for the NTU

State Number	NT1.1	NT1.2	NT1.3	NT1.4	NT1.5	NT1.5A	NT1.6	NT1.7	NT1.8	NT1.9	NT2.0	NT2.1	NT2.2
			ISDN Service Activation				ISDN Service Activated				Loopback 2		
State Name	Reset	ISDN Service Deactivated	Initiated	T interface activated	T interface activated Ack.	Active Pending	Active	LOS/LFA at T Pending	LOS/LFA at T	Deactivati on initiated	Loopback Pending	Loopback Activated Ack	Loopback Operated
Info sent (CP-INW -> TE)	INFO 0	INFO 0	INFO 0	INFO 2	INFO 2	INFO 2	INFO 4	INFO 2	INFO 2	INFO 0	INFO 2	INFO 2	INFO 4
Internal State Event:	G1	G1	G1	G2	G2	G2	G3	G2	G2	G4	G4	G4	G4
Receiving INFO0	-	-	-	-	-	-	NT1.7 SDI Request	-	-	NT1.2	-	-	-
Receiving INFO1	-	NT1.3 SIA Request	-	-	-	-	-	-	-		-	-	-
Receiving INFO3 (or Loopback INFO2)	-	-	-	NT1.5 ACT Request	-	-	-	-	NT1.5 ACT Request	-	NT2.1 ACT Request	-	-
LOS/LFA at T	-		-	-	-	-	NT1.7 SDI Request	-	-	-	-	-	-
SIA Request	-	NT1.4 SIA Response	NT1.4 SIA Response	SIA Response	-	-	-	-	-	NT1.4 SIA Response	-	-	-
SAI Response	-		NT1.4		-	-	-	-	-	-	-	-	-
SID Request	-	-	NT1.9 SID Response	NT1.9 SID Response	NT1.9 SID Response	NT1.9 SID Response	NT1.9 SID Response	NT1.9 SID Response	NT1.9 SID Response	-	NT1.9 SID Response	NT1.9 SID Response	NT1.9 SID Response
Act Request	-	-	-	-	NT1.5A	-	-	-	-	-	-	NT2.1	-
Act Request	-	-	-	-	-	NT1.6 ACT Response	-	-	-	-	-	-	-
SID Response	-	-	-	-	-	-	-	-	-	NT1.2	-	-	-
Act Response	-	-	-	-	NT1.6	NT1.6	-	-	-	-	-	-	-
Operate 2B+D loopback Request	-	NT2.0 Operate 2B+D loopback Reponse	-	NT2.0 Operate 2B+D loopback Reponse	-	-	-	-	-				
S reset Request	-	S reset Reponse	NT1.2 S reset Reponse	NT1.2 S reset Reponse	NT1.2 S reset Reponse	NT1.2 S reset Reponse	NT1.2 S reset Reponse	NT1.2 S reset Reponse	NT1.2 S reset Reponse	NT1.2 S reset Reponse	NT1.2 S reset Reponse	NT1.2 S reset Reponse	NT1.2 S reset Reponse
SDI Response	-	-						NT1.8					-
SDSL Data (c) failed	- 1	NT1.1	NT1.1	NT1.1	NT1.1	NT1.1	NT1.1	NT1.1	NT1.1	NT1.1	NT1.1	NT1.1	NT1.1
SDSL Data (c) reached	NT1.2	-	-	-	-	-	-	-	-	-	-	-	-

Table A.22: State transition table for the LTU

State Number	LT1.1	LT1.2	LT1.3	LT1.4	LT1.5	LT1.6	LT1.7	LT1.8	LT2.0	LT2.1	LT2.2
		ISDN Service	ISDN	Service Activa	ition	ISDN Service Activated			Loopback 2		
State Name	Reset	Deactivated	Initiated	T interface activated	Active Pending	Active	LOS/LFA at T	Deactivation initiated	Loopback requested	Loopback pending	Loopback operated
FE sent (CO/IWF Event: ->ET)	FE7	FE6	FE2	FE2	FE3	FE4	FE12		FE3	FE3	FE4
FE1	-	LT1.3 SIA Request	-	-	-	-	-	LT1.3 SIA Request	-	-	-
FE5	1		Start T2 LT1.8 SID Request	Start T2 LT1.8 SID Request	Start T2 LT1.8 SID Request	Start T2 LT1.8 SID Request	Start T2 LT1.8 SID Request	-	Start T2 LT1.8 SID Request	Start T2 LT1.8 SID Request	Start T2 LT1.8 SID Request
FE8	ı	LT2.0 Operate 2B+D loopback Request	1	T	LT2.0 Operate 2B+D loopback Request	LT2.0 Operate 2B+D loopback Request	I	I	I	1	I
SAI Request	-	LT1.4 SAI Response	LT1.4 SAI Response	-	-	-	-	-	-	-	-
Act Request	-	-	-	LT1.5 ACT Response ACT Request	-	-	LT1.5 ACT Response ACT Request	-	-	LT2.2 ACT Response	-
SDI Request	-	-	-	-	-	LT1.7 SDI Response	-	-	-	-	-
SIA Response	i	-	LT1.4	1	-	-	-	-	-	-	-
SID Response	-	-	-	-	-	-	-	LT1.2	-	-	-
Act Response	=	-	-	-	LT1.6	-	-	-	-	-	-
Operate 2B+D loopback Response	-	-	-	-	-	-	1		LT2.1	-	-
S reset	-	S reset Request	LT1.2 S reset Request	LT1.2 S reset Request	LT1.2 S reset Request	LT1.2 S reset Request	LT1.2 S reset Request	LT1.2 S reset Request	LT1.2 S reset Request	LT1.2 S reset Request	LT1.2 S reset Request
SDSL Data (c) failed	/	LT1.1	LT1.1	LT1.1	LT1.1	LT1.1	LT1.1	LT1.1	LT1.1	LT1.1	LT1.1
SDSL Data (c) reached	LT1.2								-		
Expiry Timer 2	-	-	-	-	-	-	-	LT1.3	-	-	-

A.7 TPS-TC for POTS

In this TPS-TC mode, the mapping of digitized 64 kbit/s POTS channels onto SDSL frame payload channels is specified for one or multiple POTS access.

NOTE: It is not expected that the transport mode described in this annex will be used simultaneously with the LAPV5 enveloped POTS and ISDN transport described in clause A.10. Therefore the EOC message described in clause A.10.6 can be used to signal to the other end the number of ISDN, POTS and signalling channels used.

A.7.1 Mapping of 64 kbit/s POTS channels onto the SDSL frame

Figure A.14 illustrates POTS transport within the SDSL frames.




Figure A.14: Mapping example of 64 kbit/s voice channels

The 64 kbit/s PCM voice channels, one for each POTS access, are transported within the SDSL payload sub-blocks. The SDSL payload data is structured within the SDSL frames as follows:

- each payload sub-block contains $k_s = i + n \times 8$ bits (i = 0..7 and n = 3..36);
- each sub-block is ordered in the following way: *i* 1-bit timeslots followed by *n* 8-bit timeslots;
- 1-bit timeslots are referred to as Z-bits (note that figure A.14 as an example shows only one 1-bit timeslot, denoted as Z_1), and 8-bit timeslots are referred to as $B_1 \dots B_n$.

The payload sub-blocks are composed of combinations of $n \times 8$ bit B timeslots and $i \times 1$ bit Z-timeslots:

- *n* corresponds to the number of 64 kbit/s payload channels;
- *i* corresponds to the number of 8 kbit/s channels.

As a mapping example, figure A.14 shows the transport of four POTS channels.

A.7.2 POTS access for lifeline service

Lifeline service, in case of local power failure, can be provided by one POTS access. The lifeline POTS access is always the one that is transported over the first available 64 kbit/s time slot of each payload sub-block (e.g. B₁). Remote power feeding is provided by the central office such that the transceiver can operate in a reduced power mode.

A.7.3 Signalling

Signalling as well as the other POTS related messages are conveyed over a dedicated signalling channel for which two options exist.

- NOTE 1: Signalling format and protocol is outside the scope of the present document and shall be specified by ETSI TC SPAN 13.
- NOTE 2: An initial proposal for signalling format and protocol is given in clause A.10. The proposal is for further study.

A.7.3.1 Signalling channel over Z-bit

The signalling channel is established over one or multiple Z-bits of the payload sub-block, as shown in figure A.14. One channel provides 8 kbit/s, may be used for multiple POTS-accesses and caters for an effective use of transport capacity. On the other hand, multiple Z-bits (1 to 7) may be necessary for the signalling channel, depending on the number of POTS-accesses and the amount of signalling information expected.

A.7.3.2 Signalling channel over a B-channel

A common signalling channel is established over a 64 kbit/s communication channel, mapped to the first time slot of each sub-block.

A.8 ATM transport over SDSL

A.8.1 Reference model for ATM transport

The proposed ATM TC layer for SDSL is based on ITU-T Recommendation I.432.1 [19]. It provides the following functions:

- rate de-coupling between ATM layer and SDSL PMS-TC layer;
- insertion/extraction of Idle cells;
- insertion/extraction of the Header Error Control (HEC) byte;
- cell payload scrambling/de-scrambling;
- cell delineation in the receive channel;
- bit timing and ordering.

NOTE 1: RxRef is present at the LTU-side.

NOTE 2: RxRef is present at the NTU-side.

Figure A.15 shows the logical interfaces between the ATM Layer, the ATM-TC function and the SDSL PMS-TC function. In this example, an ATM UTOPIA Level 2 interface connects the ATM-TC to the ATM Layer. This interface may also be realized logically, and its specification is beyond the scope of the present document.

The SDSL PMS-TC provides a clear channel to the ATM-TC and cells are mapped into the SDSL payload on a byte by byte basis. Bytes are transmitted msb first, in accordance with ITU-T Recommendation I.432.1 [19]. Cell alignment to the SDSL frame is not required.


Logical data and clock lines are also present between the PMS-TC and ATM-TC blocks, as well as OAM information flow.

Some ATM applications require an 8 kHz Network Timing Reference (NTR). In these applications, the SDSL PMS-TC shall deactivate the stuffing function and the SDSL frame shall be synchronized to the clock reference at the LTU (Broadband line termination) (clock synchronization mode 3a in the SDSL reference clock architecture). At the NTU (Broadband network termination), the NTR may then be extracted from the SDSL Frame Synchronization Word (FSW). The TxRef (LTU-side) and RxRef (NTU-side) lines provide NTR directly between SDSL PMS-TC and the ATM layer.

When available, the network reference clock shall be either a fundamental 8 kHz network clock or a related reference clock at some multiple of 8 kHz. Such reference clocks are typically 1,544 MHz or 2,048 MHz, although in some applications other frequencies, such as 64 kHz, may be available. These related clocks include implicit 8 kHz timing signals. Selection of specific network clock reference shall be application dependent.

The SDSL frame is always 6 ms long, independent of the line rate. This frame-length could easily be used to generate an 8 kHz NTR signal, because the 6 ms SDSL frame for synchronous data transport and the 8 kHz network clock have a fixed relationship. Each SDSL frame contains $48 \times (1 + i + n \times 8)$ bits (i = 0 ..7 and n = 3 .. 36). The relationship can therefore be calculated with: T = 6 ms/48 = 125 μ s and f = 1 / T = 8 kHz.

In the optional M-pair mode, the rates specified shall apply per pair.



NOTE 1: RxRef is present at the LTU-side. NOTE 2: TxRef is present at the NTU-side.

Figure A.15: Reference model for ATM mode

A.8.2 Flow control

The ATM-TC shall provide flow control, allowing the LTU and NTU to control the cell flow from the ATM layer. This functionality is important to avoid cell overflow and underflow at the ATM-TC layer.

This functionality is implemented on the UTOPIA interface through the Tx_Cell_available (Tx_Clav) handshake and Rx_Cell_available (Rx_Clav) handshake. A cell may be transferred from the ATM layer to the ATM-TC layer only after the completion of a Tx_Clav handshake. Similarly, a cell may be transferred from the ATM-TC to the ATM layer only after completion of an Rx_Clav handshake.

A.8.3 ATM-TC sub-layer functionality

A.8.3.1 Idle cell insertion

Idle cells shall be inserted in the transmit direction for cell rate de-coupling and extracted in the receive direction. Idle cells are identified by the standardized pattern for the cell header given in ITU-T Recommendation I.432.1 [19].

NOTE: This recommendation is written on the assumption that idle cells will be discarded by the far end receiver.

A.8.3.2 Header Error Control (HEC) generation

The HEC byte shall be generated in the transmit direction as described in ITU-T Recommendation I.432.1 [19], including the recommended modulo 2 addition (XOR) of the pattern 01010101₂ to the HEC bits.

The generator polynomial coefficient set used and the HEC sequence generation procedure shall be in accordance with ITU-T Recommendation I.432.1 [19].

A.8.3.3 HEC verification

The HEC covers the entire cell header. The code used for this function is capable of either:

- single bit error correction; or
- multiple bit error detection.

Error detection shall be implemented as defined in ITU-T Recommendation I.432.1 [19] with the exception that any HEC error shall be considered as a multiple bit error, and therefore, HEC error correction shall not be performed.

A.8.3.4 Cell payload scrambling/de-scrambling

Scrambling of the cell payload field shall be used in the transmit direction to improve the security and robustness of the HEC cell delineation mechanism. In addition, it randomizes the data in the information field for possible improvement of the transmission performance. The self-synchronizing scrambler polynomial $x^{43} + 1$ and procedures defined in ITU-T Recommendation I.432.1 [19] shall be implemented.

NOTE: This recommendation is written on the assumption that the cell payload will be de-scrambled by the far end receiver.

A.8.3.5 Cell delineation

The cell delineation function permits the identification of cell boundaries in the payload. It uses the HEC field in the cell header.

Cell delineation shall be performed using a coding law checking the HEC field in the cell header according to the algorithm described in ITU-T Recommendation I.432.1 [19]. The ATM cell delineation state machine is shown in figure A.16. The details of the state diagram are described below:

- In the HUNT state, the delineation process is performed by checking byte by byte for the correct HEC.
 Once such an agreement is found, it is assumed that one header has been found, and the method enters the PRESYNC state.
- 2) In the PRESYNC state, the delineation process is performed by checking cell by cell for the correct HEC. The process repeats until the correct HEC has been confirmed *DELTA* (see note) times consecutively. If an incorrect HEC is found, the process returns to the HUNT state.
- 3) In the SYNC state the cell delineation will be assumed to be lost if an incorrect HEC is obtained *ALPHA* times consecutively.

4) Cells with correct HEC, that are processed while in the SYNC state, shall be passed to the ATM layer. Cells with correct HEC that are checked while in the PRESYNC state may optionally be passed to the ATM layer, but only when they are part of the DELTA consecutive correct HECs necessary for transition to the SYNC state. The cell associated with the first correct HEC (in the HUNT state) may also optionally be passed to the ATM layer in conjunction with the DELTA cells just mentioned. In any case, idle cells are not passed to the ATM layer.




Figure A.16: ATM cell delineation state machine

NOTE: It should be noted that the use of the values suggested in ITU-T Recommendation I.432.1 [19] (ALPHA = 7, DELTA = 6) may be inappropriate due to the particular transmission characteristics of SDSL.

A.8.3.6 Bit timing, ordering and data rates

A.8.3.6.1 M-pair mode

When interfacing ATM data bytes to the SDSL payload, the most significant bit (msb) shall be sent first. The SDSL payload data rate, when transporting ATM cells shall be $\mathbf{n} \times \mathbf{64} + \mathbf{i} \times \mathbf{8}$ kbit/s, where n is an integer value between 3 and 36 ($3 \le n \le 36$) according to the SDSL frame structure (see clause 7.1) and i = 0. This is shown in figure A.17.




Figure A.17: ATM transport over SDSL

A.8.3.6.2 M-pair mode

In the optional M-pair mode, ATM data is carried over all pairs using interleaving, as described in clause 7.1.4.2. The input ATM stream shall be aligned within the SDSL payload sub-block such that the byte boundaries are preserved. Each payload

sub-block is treated as containing Mxn 8-bit time slots. Each byte from the input ATM data stream is mapped MSB-first into the next available time slot. The first time slot begins at the first bit position within the payload sub-block, followed by time slot 2, time slot 3, ..., time slot n. A total of Mxk_s bits (Mxn bytes) of byte-oriented data shall be transported per SDSL payload sub-block, as specified in clause 7.1.4.1. $k_s = i + n \times 8$, and, in this mode, i = 0 and $3 \le n \le 36$. Only multiples of M numbers of time slots are supported in M-pair mode. The bytes from the input ATM data stream shall be interleaved among Pair 1, Pair 2, ..., and Pair M, such, where byte b_m , byte b_{m+M} , ...are carried on Pair 1, byte b_{m+1} , byte b_{m+M+1} , ... are carried in the corresponding time slot on Pair 2, ..., and byte b_{m+M-1} , byte b_{m+2M-1} , ...are carried in the corresponding time slot on Pair M. See figure A.18 for additional details.




Figure A.18: M-pair framing for ATM

A.8.3.7 IMA sub-layer functionality (informative)

The ATM TPS-TC, as defined in clause A.8, is intended to be compatible with Inverse Multiplexing for ATM (IMA) Specification, as defined in AF-PHY-0086.001 [25]. IMA is a protocol that provides for inverse multiplexing of an ATM cell stream over multiple physical layer transmission links. It operates by multiplexing the ATM cell stream between the links on a cell-by-cell basis and then inserting special IMA Control Protocol (ICP) cells into each of the individual ATM cell streams. Since the IMA cell stream for each link is structurally identical to a stream of normal ATM cells, IMA cell streams may be carried without modification using the SDSL ATM TPS-TC.

Note that the IMA Specification assumes that the ATM TPS-TC will be compatible with the IMA exceptions to the Interface Specific Transmission Convergence Sublayer, as defined in the IMA Specification, [25], clause 5.2.1 (specifically, items R-3 and R-4). The IMA Specification ([25], clause 9.1) indicates that the differential delay from the IMA transmitter to the loop interface (U-R or U-C) is to be no greater than 2,5 cells. It is recommended that the maximum differential signal transfer delay between non-repeatered SDSL wire pairs be no more than $50 \, \mu s$.

With regard to repeaters, note that annex C allows up to 8 repeaters in an access link; however, it does not define the delay though the repeater. Also note that the number of repeaters deployed in a loop is dependent on network specific conditions. Implementers are encouraged to take into account the various sources of differential delay, including differential latencies introduced by repeaters (if present), in the design of IMA systems.

A.8.4 Operations and maintenance

The ATM-TC requires Operation And Maintenance (OAM) functionality. The messaging protocol and format should be handled in accordance with clause 10. The OAM functions notify the OAM entity at the opposite end of the line upon the status of the cell delineation process (e.g. Header Error Check (HEC) anomalies and Loss of Cell Delineation defects (LCD)). Performance parameters are derived from anomalies and defects.

A.8.4.1 ATM data path related near-end anomalies

- Near-end No Cell Delineation (nncd) anomaly: An nncd anomaly occurs immediately after ATM-TC start-up, when ATM data is received and the cell delineation process is in HUNT or PRESYNC state. Once cell delineation is acquired, subsequent losses of cell delineation shall be considered nocd anomalies.
- Near-end Out of Cell Delineation (nocd) anomaly: A nocd anomaly occurs when the cell delineation process
 in operation transitions from the SYNC state to HUNT state. A nocd anomaly terminates when the cell
 delineation process transition from PRESYNC to SYNC state or when nlcd defect maintenance status is
 entered.
- Near-end Header Error Control (nhec) anomaly: An nhec anomaly occurs when an ATM cell header error control fails.

A.8.4.2 ATM data path related near-end defects

- Near-end Loss of Cell Delineation (nlcd) defect: An nlcd defect occurs when at least one nocd is present in 9 consecutive SDSL frames and no losw defect (loss of synchronization word) is detected.

A.8.4.3 ATM data path related far-end anomalies

- Far-end No Cell Delineation (fncd) anomaly: An fncd anomaly is an nncd anomaly that is reported from the far end by the NCD indicator in the EOC ATM Cell Status Information message. An fncd anomaly occurs immediately after start-up and terminates if the received NCD indicator is coded 0.

NOTE: Since the far-end reports the NCD indicator only on request, the fncd anomaly may be inaccurate for derivation of the far-end NCD failure. Therefore, the NCD failure is autonomously reported from the far-end.

- Far-end Out of Cell Delineation (focd) anomaly: A focd anomaly is a nocd anomaly that is reported from the far end by the OCD indicator in the EOC ATM Cell Status Information message. The OCD indicator shall be coded 0 to indicate no nocd anomaly has occurred since last reporting and shall be coded 1 to indicate that at least one nocd anomaly has occurred since last reporting. A focd anomaly occurs if no fined anomaly is present and a received OCD indicator is coded 1. A focd anomaly terminates if a received OCD indicator is coded 0.
- Far-end Header Error Control (fhec) anomaly: An fhec anomaly is an nhec anomaly that is reported from the far end by the HEC indicator in the EOC ATM Cell Status Information message. The HEC indicator shall be coded 0 to indicate no nhec anomaly has occurred since last reporting and shall be coded 1 to indicate that at least one nhec anomaly has occurred since last reporting. An fhec anomaly occurs if a received HEC indicator is coded 1. An fhec anomaly terminates if a received HEC indicator is coded 0.

A.8.4.4 ATM data path related far-end defects

Far-end Loss of Cell Delineation: (flcd) defect: An flcd defect is an nlcd that is reported from the far end of the line by the LCD indicator in the EOC ATM Cell Status Information message. The LCD indicator shall be coded 0 to indicate no nlcd defect has occurred since last reporting and shall be coded 1 to indicate that at least one nlcd defect has occurred since last reporting. An flcd defect occurs when the LCD indicator is coded 1. An flcd defect terminates when the LCD indicator is coded 0.

NOTE: Since the far-end reports the LCD indicator only on request, the flcd defect may be inaccurate for derivation of the far-end LCD failure. Therefore, the LCD failure is autonomously reported from the far-end.

A.8.4.5 ATM cell level protocol performance information collection

- *HEC violation count (hvc):* An hvc performance parameter is the count of the number of nhec anomalies since the last reporting.
- *HEC total count (htc):* A htc performance parameter is the count of the total number of cells passed through the cell delineation process, while operating in the SYNC state, since the last reporting.

These values shall be counted, such that the Management system is able to retrieve current counts on a 15-minutes and 24-hours basis.

A.8.4.6 Failures and performance parameters

A near-end NCD failure and near-end LCD failure relates to a persistent nncd anomaly and persistent nlcd defect respectively. They are defined in ITU-T Recommendation G.997.1 [8], clause 7.2.2 and reported in the ATM Cell Status Information message.

A.8.4.7 EOC ATM Cell Status Request Message Format - Message ID 17

The ATM Cell Status Request/Confirmation message is used for two purposes. This message is used as ATM Cell Status Request message to get the NTU ATM Status. For this purpose, the whole information of EOC ATM Cell Status Information message - Message ID 145 shall be sent in response to this message. If an unexpected receipt of ATM Cell Status message, Message ID 145 is received including NCD or LCD failure indication, this message may be used to confirm the reception and stop future autonomous transmission of the ATM Cell Status message, Message ID 145 due to the current failure condition.

Table A.23: ATM Cell Status Request Information Field

Octet #	Information Field	Data Type	
1	Message ID - 17	Message ID	

A.8.4.8 EOC ATM Cell Status Information Message Format - Message ID 145

The ATM Cell Status Information message shall be sent in response to the ATM Cell Status Request message and shall be sent autonomously upon the occurrence of an *nlcd* Failure or an *nncd* Failure. Table A.24 shows the OAM message bit encoding for an ATM Cell Status Information message. The HEC Indicator is implicitly defined as set to 1 if the HEC violation count has changed since last reporting and set to 0 otherwise. If sent autonomously, message ID 145 shall be sent once every second until a message ID 17 is received from the LTU or the failure is cleared.

The NCD, OCD, and LCD Indicator bits shall indicate the state of *nncd* anomaly, *nocd* anomaly, and *nlcd* defect, respectively. NCD Failure and LCD Failure bits shall serve as indications of *nncd* failure and *nlcd* failure, respectively.

Table A.24: ATM Cell Status Information message

Octet #	Contents	Data Type	Reference					
1	Message ID # 145	Message ID						
2, bit 7	NCD Indicator (see note)	Bit	0 = OK, 1 = alarm					
2, bit 6	OCD Indicator (see note)	Bit	0 = OK, $1 = alarm$					
2, bit 5	LCD Indicator (see note)	Bit	0 = OK, 1 = alarm					
2, bit 4-2	Reserved							
2, bit 1	NCD Failure	Bit	0 = OK, 1 = alarm					
2, bit 0	LCD Failure	Bit	0 = OK, 1 = alarm					
3	HEC violation count (hvc)	MS Byte	16-bit counter					
4	HEC violation count (hvc)	LS Byte	16-bit counter					
NOTE: Onl								

A.9 Dual bearer TPS-TC mode for SDSL

The TPS-TC modes in clauses A.1 to A.8 are described as operating in single-bearer mode; i.e. the payload is treated as a single data stream, and the TPS-TC uses all of the bits in each payload sub-block. In some applications, however, it is desirable to split the payload into separate data streams supporting multiple user interfaces or different data types. dual-bearer mode provides support for these cases.

Support for Dual-Bearer Mode is optional, as is support for each of the Dual-Bearer TPS-TC combinations specified in table A.25.

A.9.1 Dual bearer mode framing

In dual-bearer mode, each payload sub-block is split between two separate TPS-TC instances. The TPS-TC modes are negotiated independently in the PACC (see clause 9.2), and there is no direct interaction between them. TPS-TC_a is assigned the first k_{sa} bits of each payload sub-block, and TPS-TC_b is assigned the last k_{sb} bits of each payload sub-block (see figure A.19). For each of the two TPS-TCs, the k_s bits assigned to it are treated as if they constituted a complete payload sub-block, and appropriate framing is applied, as described in the clause associated with the selected TPS-TC.




Figure A.19: Dual-bearer mode TPS-TS framing

In the optional M-pair mode, the same procedure is followed for dual-bearer mode. The first k_{sa} bits on each pair are assigned to TPS-TC_a, and the last k_{sb} bits on each pair are assigned to TPS-TC_b. The appropriate M-pair TPS-TC framing is then applied, as described in clauses A.1 through A.8.

A.9.2 Bearer channel allocation

In the Dual Bearer mode, the available payload bandwidth of n B-channels and i Z-channels is configurable as follows:

- TPS-TC_a bandwidth: n_a B-channels + i Z-channels;
- TPS-TC_b bandwidth: n_b B-channels;
- $n_a + n_b = n;$
- $0 \le n_a \le n \text{ and } 0 \le n_b \le n.$

Figure A.20 shows an example of a dual-bearer mode in which synchronous ISDN BA is TPS-TC_a and ATM is TPS-TC_b. The block of B-channels used for ATM transport shall be contiguous.




Figure A.20: Example of dual-bearer mode TPS-TS framing

A.9.3 Dual bearer clock synchronization

In dual-bearer mode, it is assumed that timing for the two bearer channels is derived from a common source and that the two data streams thus have a definite clocking relationship. As such, no mechanism is provided within the payload sub-blocks to maintain synchronization between the bearer channels, regardless of the clock mode that is selected.

Note that some TPS-TCs have limitations on the clock modes that are supported. Specifically, ATM using NTR and synchronous ISDN BA are only defined for clock mode 3a. When either of these TPS-TCs is used as part of a Dual-Bearer Mode, the system shall operate in clock mode 3a.

A.9.4 Dual bearer mode types

The following two types of dual bearer modes are supported within SDSL:

- Type 1 STM + Broadband;
- Type 2 STM + ATM;
- Type 3 STM + Clear Channel.

For each type of dual bearer mode, separate specification bits are provided within .994.1 [15] for the selection of the two TPS-TCs to be used. Table A.25 of the present document lists the combinations that are supported.

TPS-TC_b Type Description TPS-TC_a STM + Synchronous ISDN BA (see clause A.6) Clear channel (clause A.1) Broadband POTS (clause A.7) Clear channel Byte-Oriented LAPV5 enveloped POTS and ISDN (see clause A.2) Unaligned D2048U (see clause A.3) (clause A.10) Other supported types are for further study Unaligned D2048S (see clause A.4) Aligned D2048S/Fractional D2048S TU-12 (see clause A.12) (see clause A.5) ATM (see clause A.8) STM + ATM Unaligned D2048U (see clause A.3) 2 ATM (see clause A.8) Unaligned D2048S (see clause A.4) Other supported types are for further study Aligned D2048S/Fractional D2048S (clause A.5) Other supported types are for further study STM + Clear Unaligned D2048U (see clause A.3) Clear channel (see clause A.1) Channel Unaligned D2048S (see clause A.4) Clear channel Byte-Oriented Aligned D2048S/Fractional D2048S (see clause A.2) (see clause A.5) NOTE: TPS-TC_a has to be used for services, which require 8 kbit/s granularity.

Table A.25: Supported TPS-TCs in Dual Bearer Mode

A.10 TPS-TC for LAPV5 enveloped POTS or ISDN

The mapping and time slot allocation of STM based, LAPV5 controlled, PSTN and ISDN-BRA transport is specified, which is for ISDN an alternative procedure to the simple use of D-channel messages as described in clause A.6. It is not expected that the transport mode described in this annex will be used simultaneously with the ISDN transport described in clause A.6 or the POTS transport described in clause A.7.

This annex supports the transport of POTS and ISDN over a combination of the SDSL eoc, Z-channels, and B-channels. Control and signalling information is transported over either the eoc, Z, or first B-channels using frame based V5 wrappings. The POTS voice and ISDN B channels are transported over STM based pre-assigned SDSL B-channels.

A.10.1 Signalling channel

Signalling as well as the other POTS or ISDN related messages are transported over a common signalling channel. Depending on the required amount of signalling and port control information, either a portion of the SDSL eoc or a portion of the payload sub-block may be used for this signalling transport. If the SDSL eoc is used for the signalling transport, then the V5 signalling messages are wrapped using SDSL eoc message-IDs. If the SDSL eoc is not used for this transport, then within the SDSL frame, the signalling bits are either mapped into 1 to 7 Z-channel(s), or are mapped into the first B-channels time slot of each sub-block.

In order to transport signalling information, the LTU and NTU must agree on the particular signalling channel to be used. The signalling channel is identified using parameter (Nsig) with a range of 0 to 8 plus the value 16. The value 0 indicates that the signalling is on the SDSL eoc. The values 1 through 7 indicates that there are 1 through 7 Z-channel bits present and that the signalling is to be transported there. A value of 8/16 indicates that the signalling is transported in the first one/two B-channel time slots of each sub-block (Other values of Nsig like 24, and 32 are for future study).

A.10.2 Mapping of 64 kbit/s payload channels

One or multiple 64 kbit/s POTS voice channels and/or one or multiple ISDN B-channel pairs are mapped onto B-channels in the SDSL sub-frame. The POTS channels are mapped sequentially into the first B-channels of each subframe after any signalling B-channels. The ISDN B-channel pairs are mapped into the first B-channels of each sub-frame after any signalling or POTS B-channels. These mappings are similar to those in clauses A.6 and A.7.

In order to transport payload information, both the NTU and LTU have to agree as to how many POTS and ISDN BRA circuits to allocate B-channels for. The amount shall be the same for both directions. The number of POTS circuits shall be specified as an integer (Npots) with a range of 0 to 35. The number of ISDN circuits shall be specified as an integer (Nisdn) with a range of 0 to 17. (Other values are for future study.)

The total number of B-channels consumed for the control and payload transport is $(1 \text{ or } 2 \text{ if Nsig} = 8 \text{ or } 16 \text{ else } 0) + \text{Npots} + (2 \times \text{Nisdn})$. The remaining B-channels are available for the underlying application.

A.10.3 Signalling and port control

In the case where the common signalling channel is carried over the SDSL eoc, (that is Nsig = 0), the common TPS-TC is addressed by a common eoc Message-ID, designated as "LAPV5 enveloped POTS and ISDN". The Message-ID identifies the POTS and ISDN related messages in this TPS-TCMessage ID 20 and 148 described in clause A.6.7.1 will be used. Octet 2 is not used and the ISDN message code is replaced by the LAPV5 message (which can be longer than a single octet). The message content is enveloped by LAPV5-EF. Envelope functions and message contents are specified in EN 300 324-1 [22] and EG 201 900-1 [23].

In EN 300 324-1 [22] clause 9.1.5 maximum frame sizes are 533 octets. In the SDSL eoc, the limit is 75 octets. Applications which require control and signalling frames larger than 76 octets should choose Nsig > 0.

In the case where the common signalling channel is carried over the Z or B channel, (that is Nsig > 0), the message format is as specified in EN 300 324-1 [22], clause 9. This mode shall use all of clause 9 including clauses for the flag sequence, interframe fill time, transparency, frame check sequence, format conversion, and invalid frames which are not used in the eoc mode above.

A.10.4 Protocol architecture for LAPV5 enveloped POTS and ISDN

Table A.27 shows the layered structure for LAPV5 enveloped POTS and ISDN services. Note that the left lower column is for eoc signalling transport and the right lower column is for Z or B-channel signalling transport.

POTS signalling POTS/ISDN port control ISDN signalling EN 300 324-1 [22], clause 13 EN 300 324-1 [22], clause 14 LAPV5-DL LAPD EN 300 324-1 [22], clause 10 LAPV5-EF address LAPV5-EF EN 300 324-1 [22], clause 9.1.4 EN 300 324-1 [22], clause 9 Signalling Z or B channels TPS-TC Message-ID: LAPV5 enveloped POTS and ISDN PMS-TC

Table A.26: Protocol architecture

NOTE 1: The ISDN signalling (LAPD and layer 3) is part of the ISDN-TE functionality and outside the scope of the standard.

The LAPV5-EF envelope address (EN 300 324-1 [22], clause 9) envelopes the frames for signalling of an individual ISDN access, or for POTS signalling or for POTS/ISDN port control.

For the reliable transport of POTS signalling and POTS/ISDN port control messages the data link protocol LAPV5-DL is used which is a simplified version of LAPD. The LAPV5-DL protocol is specified as in EN 300 324-1 [22], clause 10.

As in EG 201 900-1 [23] (Loop Emulation Service using AAL2), the following differences in respect to EN 300 324-1 [22] exist:

Only one common instance of LAPV5-DL is used for both the POTS signalling and the POTS/ISDN port control.

The LAPV5-DL address takes the value of all zeros.

POTS signalling messages and POTS/ISDN port control messages are distinguished by means of the message type information element.

A common error handling procedure for "unrecognized message type" errors is used for both the PSTN and control protocol: Whenever an unrecognized message is received, the protocol entity shall generate an internal error indication and ignore the message.

ISDN signalling is conveyed via frame relay as described in EN 300 324-1 [22], clause 11. This means that the customer's D-channel data link layer protocol is not fully terminated.

NOTE 2: The existing TPS-TC for ISDN as described in clause A.6 remains unchanged. It provides a lean alternative for networks where no POTS, but only ISDN is provided.

A.10.5 System procedures

A.10.5.1 System startup

With regards to the remainder of this clause, actions required for any items that are not provisioned shall be ignored.

NOTE: The procedures are derived from clauses 5.4.4.1 and 5.4.4.2 of AAF-VMOA-0145.000. The ATM Forum. Voice and Multimedia over ATM - Loop Emulation service Using AAL2. July 2000.

A.10.5.1.1 Preconditions

The initial states of the various Finite State Machines (FSM) involved in the start-up are as follows:

FSM Initial state

Port control Protocol FSM Out of service (AN0/LE0)

PSTN port status FSM Blocked (AN1.0/LE1.0)

ISDN BA port status FSM Blocked (AN1.0/LE1.0)

PSTN protocol FSM Port blocked (AN6/LE6)

Table A.27: Initial states of finite state machines

NOTE: These FSMs are defined in the V5 specifications EN 300 324-1 [22]. The "LE" states relate to the LTU side and the "AN" states relate to the NTU side of the connection.

A.10.5.1.2 Normal procedure

- a) Activation of LAPV5-DL: MDL-Establish-Request shall be sent to the LAPV5-DL.
- b) When MDL-ESTABLISH-CONFIRM or MDL-ESTABLISH-INDICATION is received from the LAPV5-DL, START-TRAFFIC shall be sent to the port control protocol FSMs.
- c) Entering the normal state.
- d) Post-processing: The LTU side shall initiate the co-ordinated unblock procedure for all relevant user ports. The NTU side shall not initiate unblocking at this time.

A.10.5.1.3 Exceptional procedures in case of failure in system startup

When the system startup cannot be continued for some reason (e.g. LAPV5-DL failure) and is unable to enter the normal state, system restart shall be performed.

A.10.5.2 System restart

System restart refers to the re-starting of a single LAPV5-DL protocol instance between a LTU side and a NTU side. Under system restart the following actions apply:

The interface shall be brought into a state in which no established LAPV5-DL exists.

NOTE 1: The remote side takes this as a trigger for system restart.

- 2) Timer TL1 shall be started.
- 3) On expiry of TL1 system startup shall be performed.

Timer TL1 shall have a predefined value of 20 s.

NOTE 2: Timer TL1 triggers system startup. It is needed to guarantee that the release of the LAPV5-DL is recognized at the remote side and hence both the NTU side and LTU side undergo system startup. This timer is started when the system has been stopped for any reason during the system startup or normal operation. It shall also be run prior to invoking the system startup when performing a cold start.

Situations where system restart shall be applied:

- a) Reception of Release-Indication of LAPV5_DL.
- b) Under request by the Management System.

A.10.6 Nsig, Npots, and Nisdn

In order to support interoperability, the SDSL NTU and LTU need to agree on the values of the parameters Nsig, Npots, and Nisdn. This agreement may be by prior agreement outside the scope of this annex.

Alternatively, the LTU may configure the NTU via the SDSL eoc. To support this, there is a message ID for "LAPV5 POTS and ISDN setup". The purpose is to specify the values for Nsig, Npots, and Nisdn. The value of the message ID is Id-21 for the Request from LTU to NTU and Id-149 for Response from NTU to LTU.

The request message allows the LTU to configure the NTU with the values of Nsig, Npots, and Nisdn. The response message is an acknowledge from the NTU to LTU. If octets 2,3, and 4 of the response match those in the request, then the response indicates that the NTU accepts the values sent by the LTU. If the NTU does not accept the values proposed by the LTU, it may respond with the octets 2, 3, and/or 4 modified to contain an acceptable value and also the msb of each octet in question set. The NTU should respond to a request within 500 ms. In the event that the NTU does not respond, the LTU will try at least three times before concluding that the option cannot be supported.

Table A.28: LAPV5 POTS and ISDN setup Request/response- Message ID 21/149

Octet #	Contents	Data type	Note
1	Message ID 21/149	Message ID	
2	Nsig	Unsigned char	
3		Unsigned char	
4	Nisdn	Unsigned char	

A.11 Dynamic Rate Repartitioning (DRR)

Dynamic Rate Repartitioning (DRR) is the procedure for temporarily allocating time slots between the STM bearer and the broadband bearer. The DRR protocol is a master/slave protocol based on messaging, at a rate of one message per frame. Either the LTU or the NTU may be the DRR master; this is configured at start-up. The DRR protocol will be triggered and controlled by a higher layer management entity, denoted in this clause as a supervisory entity.




Figure A.21: Dual bearer mode framing with DRR

Figure A.21 shows an example of a dual-bearer mode with a dedicated DRR control channel, for transport of the DRR protocol messages. These messages control the activation and de-activation of time slots in the STM Bearer, and the corresponding de-allocation/allocation to the broadband bearer. The Dedicated Signalling Channel (DSC) carries signalling information for telephony. Its bandwidth depends on the application, and can be 0. This example shows 1 bit dedicated to DRR in each Sub-Block, which corresponds to 8 kbit/s capacity. Adding more DRR bits increases the capacity of the DRR control channel.

A.11.1 Message structure

The DRR message structure is shown in figure A.22. These messages will be sent between the DRR master and the DRR slave. The messages consist of one leading Control octet, followed by Channel-ID octet(s). There is one Channel-ID octet for every 8 time slots to be managed by the DRR procedure. The Control octet has 4 bits for the message type, followed by 4 bits for the sequence number. Each bit of the Channel-ID octets corresponds to one time slot, the time slots following, in the frame, the same order as the Channel-ID bits:

- "1": The corresponding time slot is currently active as part of the STM bearer channel, or is in the process of being activated.
- "0": The corresponding time slot is not in use, and is thus available for broadband data.

Octet #1 (Co	ntrol)	Octet #2 (Channel ID)		Octet #3 (Channel ID)		Octet #4 (Channel ID)	
b b b b	b b b b	b b b b	b b b b	b b b b	b b b b	b b b b	b b b b
Message Type	Sequence No.	1 2 3 4 Time slots	5 6 7 8	9 10 11 12	13 14 15 16	17 18 19 20	21 22 23 24

Figure A.22: DRR message structure

NOTE: This example assumes the SDSL system is managing 24 time slots under DRR.

Each message has a sequence number that is used to control the DRR protocol. The exact usage is given in the description of each state, however, in general it serves to indicate either how many times a particular message has been sent in a sequence; or, in a responding message, to which message number it is responding. Particularly, in an environment in which line disturbance can cause protocol delays, the sequence number can be used to ensure synchronization of framing change.

The complete set of DRR messages is shown in table A.29.

Table A.29: Messages used in DRR protocol

DRR message type	Code	Direction
MONITOR	1111	Master-to-Slave, Slave-to-Master
DEMAND	1110	Master-to-Slave
DEMAND ACK	1101	Slave-to-Master
DEMAND NAK	1011	Slave-to-Master
EXEC	0001	Master-to-Slave
EXEC ACK	0100	Slave-to-Master
REQUEST	1100	Slave-to-Master

A.11.2 Message flow for DRR

Figure A.23 shows a typical message flow for a DRR event.

DOWNSTREAM			UPSTREAM		
Message sent by Master	Sequence No.	Message received by Slave	Message sent by Slave	Sequence No.	Message received by Master
Monitor	<0>	Monitor	Monitor	<0>	Monitor
Demand	<1>	Demand	Monitor	<0>	Monitor
Demand	<2>	Demand	Demand Ack	<1>	Demand Ack
Demand	<3>	Demand	Demand Ack	<1>	Demand Ack
Exec	<1>	Exec	Demand Ack	<1>	Demand Ack
Exec	<2>	Exec	Exec Ack	<1>	Exec Ack
Exec	<3>	Exec	Exec Ack	<2>	Exec Ack
Monitor	<0>	Monitor	Exec Ack	<3>	Exec Ack
Monitor	<0>	Monitor	Monitor	<0>	Monitor
Monitor	<0>	Monitor	Monitor	<0>	Monitor
NOTE: Shading	change indicates cha	nge of framing.		-	

Figure A.23: Message flow, assuming LTU is Master, j = 2

A.11.3 Error protection

Each DRR message is stated 3 times within the same SDSL frame, and the correct message is determined by a 2-out-of-3 majority decision at the recipient's end.

A.11.4 DRR control channel

The DRR messages are carried by a DRR control channel, a dedicated channel made up of one or more Z-bits (8 kbit/s channel). Each Z-bit provides 48 bits (6 octets) per frame. Since each message is sent 3 times in the same frame, each Z-bit provides for 2 octets of message. A 1 Z-bit channel can manage up to 8 time slots, while a 2 Z-bit channel, with 4 octets of message, can manage up to 24 time slots. Messages sent from the DRR master to the DRR slave are referred to as "downstream", and messages from the DRR slave to the DRR master are referred to as "upstream". The number of Z-bits to be used must be configured during start-up. Channel-ID bits that are in excess of the number of managed time slots will not be used.

A.11.5 Lead time

The lead time j used in the countdown is the number of downstream frames starting with EXEC <1> and ending just before the first downstream frame with the new framing. This will be the same as the number of upstream frames starting with EXEC ACK <1> and ending just before the first upstream frame with the new framing. The value of j is to be negotiated during start-up.

A.11.6 The DRR protocol - finite state machine description

The state diagrams for master and slave are given in figure A.24 and figure A.25 respectively. The states are shown as bubbles. The name of the state is given in the upper half of the bubble in *italic* font. The message which is transmitted during the state is given in the lower half of the bubble in CAPITAL letters. Incoming messages which trigger state transition are given in CAPITAL letters as well. Information, commands and notifications to/from the supervisory entity are <u>underlined</u>. Logical operation (i.e. **and**, **or**) are given in **bold** letters as well. These rules also apply to the textual description. Notifications to/from the supervisory entity are primitives and are used for illustrative purposes only. Supervisory actions are out of the scope of the present document.




Figure A.24: State diagram of the master, showing state, outgoing message, and trigger conditions




Figure A.25: State diagram of the slave, showing state, outgoing message, and trigger conditions

A.11.7 DRR master state machine

Table A.30: Idle State of the Master

Entrance:		
From State	Trigger Condition	
Any	Reset from supervisory entity	
Go Ahead-2	Receiver Framer Ready from master	
Initiation	DEMAND NAK	
Action:		
Transmission of MONITOR <0>		
Exit:		
Trigger Conditions	Target State	Notification
External DRR initiation, or REQUEST	Initiation	

Fail-safe precaution: In the event of a mismatch in the time-slot settings in the Channel-ID octets of the MONITOR upstream and downstream messages, the notification <u>Time-Slot Alarm</u> is issued.

Table A.31: Initiation State of the Master

Entrance:					
From State	Trigger Condition				
Idle	External DRR initiation, or REQUEST				
Action:					
Transmission of DEMAND <n<sub>D></n<sub>	n _D begins with 1, and increments until				
	the first trigger condition.				
Exit:					
Trigger Conditions	Target State	Notification			
DEMAND ACK	Go Ahead-1	Initiation of Transmit Framer			
DEMAND NAK	Idle	Slave not ready for DRR			

Fail-safe precaution: If n_D reaches 15, it no longer increments. This could happen if recognition of DEMAND ACK or DEMAND NAK is delayed, due to disturbance on the line. The notification <u>Sequence Number Overflow</u> is issued, and the message DEMAND <15> continues to be transmitted. The master stays in this state until a valid slave response is received, unless there is supervisory intervention.

Table A.32: Go Ahead-1 State of the Master

Entrance:		
From State	Trigger Condition	
Initiation	DEMAND ACK	
Actions		
Action:		
Transmission of EXEC <n<sub>E></n<sub>	n _E begins with 1, and increments until	
	the first trigger condition.	
Exit:		
Trigger Condition	Target State	Notification
EXEC ACK	Go Ahead-2	Initiation of Receiver Framer

Fail-safe precaution: If n_E reaches 15, it no longer increments. This could happen if recognition of the first EXEC ACK is delayed, due to disturbance on the line. The notification <u>Sequence Number Overflow</u> is issued, and the message EXEC <15> continues to be transmitted. The master stays in this state until a valid slave response is received, unless there is supervisory intervention.

Table A.33: Go Ahead-2 State of the Master

Entrance:				
From State	Trigger Condition			
Go Ahead State-1	EXEC ACK			
Action:				
Transmission of EXEC <n<sub>E></n<sub>	n _E is fixed at the value it had when			
	exiting Go Ahead-1 State.			
Exit:				
Trigger Condition	Target State	Notification		
Receive Framer Ready	Idle	DRR complete		

A.11.8 DRR slave state machine

An upper-layer supervisory entity also controls the DRR procedure at the DRR slave side. This entity continually asserts a notification, stating whether the slave is ready to accept a new DRR or not (<u>Ready for new DRR</u>, <u>Not Ready for new DRR</u>).

Table A.34: Idle State of the Slave

Entrance:		
From State	Trigger Condition	
Any	Reset from supervisory entity	
Confirmation	MONITOR	
Not Ready	MONITOR	
Wait for Monitor	MONITOR, or DEMAND	
Wait for Framer	Framer Ready	
Action:		
Transmission of MONITOR <0>		
Exit:		
Trigger Condition	Target State	Notification
DEMAND and Ready for new DRR	Confirmation	
Slave Request and Ready for new DRR	Slave Request	
DEMAND and Not Ready for new DRR	Not Ready	

Table A.35: Slave Request State of the Slave

Entrance:		
From State	Trigger Condition	
Idle	Slave Request and Ready for new DRR	
Action:		
Transmission of REQUEST <n<sub>R></n<sub>	n _R begins with 1, and increments until	
	the first trigger condition	
Exit:		
Trigger Condition	Target State	Notification
DEMAND	Confirmation	

NOTE: In applications with tight timing requirements, it is recommended that the *Slave Request* State not be used. Instead, the system should be configured with the Dedicated Signalling Channel (DSC, see clause A.11.3) to allow normal telephony signalling to inform the master of the need for a DRR.

Table A.36: Confirmation State of the Slave

Entrance:		
From State	Trigger Condition	
Idle	DEMAND <n<sub>D> and Ready for new DRR</n<sub>	
Slave Request	DEMAND <n<sub>D></n<sub>	
Action:		
Transmission of DEMAND ACK <n<sub>DA></n<sub>	n _{DA} is fixed at the sequence number n _D	
	of the triggering DEMAND	
Exit:		
Trigger Condition	Target State	Notifications
EXEC	Go Ahead	Send both:
		- Initiation of Receive and Transmit
		Framer
		- Sequence Number of First Received
		EXEC (for synchronization purposes)

Table A.37: Not Ready State of the Slave

Entrance:		
From State	Trigger Condition	
Idle	DEMAND <n<sub>D> and Not Ready for new</n<sub>	
	DRR	
Action:		
Transmission of DEMAND NAK <n<sub>DN></n<sub>	n _{DN} is fixed at the sequence number n _D	
	of the triggering DEMAND	
Exit:		
	T	N. d'C' and a
Trigger Condition	Target State	Notification
MONITOR	Idle	DRR aborted

Table A.38: Go Ahead State of the Slave

Entrance:		
From State	Trigger Condition	
Confirmation	EXEC	
Action:		
Transmission of EXEC ACK $< n_{FA} >$	n _{FA} begins with 1, and increments until	
2.1	the first trigger condition	
Exit:		
Trigger Condition	Target State	Notification
Framer Ready	Wait for Monitor	
MONITOR, or DEMAND	Wait for Framer	

Fail-safe precaution: If n_{EA} reaches 15, it no longer increments. This could happen if recognition of the first MONITOR or DEMAND is delayed, due to disturbance on the line. The notification <u>Sequence Number Overflow</u> is issued, and the message EXEC ACK <15> continues to be transmitted. The slave stays in this state until a valid master message is received, unless there is supervisory intervention.

Table A.39: Wait for Monitor State of the Slave

Entrance:				
From State	Trigger Condition			
Go Ahead	Framer Ready			
Action:				
Transmission of EXEC ACK <n<sub>EA></n<sub>	n _{EA} is fixed at the value it had when			
	exiting Go Ahead State			
Exit:				
Trigger Condition	Target State No			
MONITOR, or DEMAND	Idle	DRR complete		


Table A.40: Wait for Framer State of the Slave

Entrance:		
From State	Trigger Condition	
Go Ahead	MONITOR, or DEMAND	
Action:		
Transmission of EXEC ACK $< n_{EA} >$	n _{EA} is fixed at the value it had when	
	exiting Go Ahead State	
Exit:		
Trigger Condition	Target State	Notification
rrigger Condition	Target State	Notification
Framer Ready	Idle	DRR complete

A.11.9 Result of DRR procedure

Figure A.21 shows the TPS-TC framing for the dual-bearer mode. Figure A.26 demonstrates how the mapping of the payload sub-block will be changed by the DRR procedure, in a typical application example. In the initial configuration of this example, the 8 8-bit time slots TS_{xa} that belong to TPC- TC_a carry STM (voice) and the n 8-bit time slots TS_{xb} that belong to TPS- TC_b carry ATM. When the supervisory entity recognizes that time slot TS_{2a} is not currently carrying voice samples, it instigates a DRR procedure which temporarily repartitions TS_{2a} to the ATM bearer: then 7 time slots are carrying STM data, and (n + 1) are carrying ATM data.

The DRR control channel and the Dedicated Signalling Channel (DSC) are also shown in figure A.26. In this example, the DRR control channel uses only 1 Z-bit, which is enough to manage 8 timeslots (see clause A.11.3). The Dedicated Signalling Channel (DSC) carries the higher-layer telephony signalling for the STM time slots (e.g. per ETSI V5 [22] and [26]); in applications using channel-associated signalling (CAS), and without tight timing constraints, the DSC is optional.



NOTE: After the DRR, time slot TS_{2a} carries ATM data for TPS-TC_b.


Figure A.26: DRR repartitions TS_{2a} from STM bearer to ATM bearer (example)

A.11.10 Payload sub-block ordering with DRR

The dual bearer mode framing with DRR supports the following combinations:

Synchronous ISDN BA + Broadband
POTS + Broadband
LAPV5 enveloped POTS and ISDN + Broadband

All these modes can be used together with DRR. The respective TPS-TC layer definitions for POTS and ISDN BA define how the $TPS-TC_a$ bearer should be arranged. Due to the fact that the DRR control channel occupies 1 to 3 Z-bits and the DSC (Dedicated Signalling channel), if used, occupies 1 to 7 Z-channel(s) or is mapped into the first B-channel time slot, it is required to define how the different channels are mapped into the $TPS-TC_a$.



= Required z-bits are >7 result in combining the bits to one B-channel

Figure A.27: SDSL payload sub-block ordering with DRR

Figure A.27 shows how to combine the Z-bit time slots if their number exceeds 7. The formula is based on the number of required Z-bits modulo 8. If none of the options/services shown in figure A.27 are used, the bandwidth is not allocated.

A.12 Packet transfer mode (PTM)

The proposed Packet TC (PTM-TC) layer for SDSL does not specify any particular application. Therefore, all kinds of packets (i.e. IP packets, Ethernet frames, PPP packets, ..) can be transported.

A.12.1 Functional model for packet transport

The functional model of packetized data transport is presented in figure A.28. In the transmit direction, the PTM entity obtains data packets to be transported over SDSL from the application layer interface. The PTM entity processes each packet and applies it to the γ -interface for packetized data transport. The PTM TPS-TC receives the packet from the γ -interface, encapsulates it into a special frame (PTM-TC frame) and maps it into PMS-TC frame (transmission frame) for transmission over the SDSL link.

In the receive direction, the PTM-TC frame extracted from the received PMS-TC frame is directed into the PTM-TC. The PTM-TC recovers the transported packet and delivers it to the PTM entity via the γ -interface.

The PTM path-related OAM data, including information on errored packets, shall be presented to the TPS-TC management entity providing all necessary OAM functions to support the PTM-TC.

The γ -interface is described in clause A.12.3. The α/β -interfaces are application independent and thus have the same format as for other TPS-TCs (see clause A.12.4).




Figure A.28: Functional model of packet transport

A.12.2 Transport of PTM data

The bit rates of PTM data transport in the transmit and receive directions on the SDSL link are identical and may be set to any eligible value which is less than (dual bearer application) or equal to the assigned maximum payload bit rate. This bit rate is set during the system configuration.

The PTM-TC shall provide full transparent data transfer between γ_{LTU} and γ_{NTU} interfaces (except non-correctable errors in the PMD sublayer due to the noise in the loop). The PTM-TC shall provide packet integrity over the assigned bearer channel.

A.12.3 y-Interface

The γ_{LTU} and γ_{NTU} reference points define the interfaces between the PTM entity and the PTM-TC at the LTU and NTU, respectively, as shown in figure A.28. Both interfaces are functionally identical and are independent of the contents of the transported packets. The interfaces are defined by the following flows of signals between the PTM entity and the PTM-TC sublayer:

- data flow;
- synchronization flow;
- control flow;
- OAM flow.

Table A.41: y interface flows

flow	signal	direction		
	transmit signals			
data	Tx_PTM	transmit data	PTM→ PTM-TC	
control	Tx_Enbl	asserted by PTM-TC, indicates that PTM may push packets to PTM-TC	PTM ←PTM-TC	
control	Tx_Err	errored transmit packet (request to abort)	PTM→ PTM-TC	
sync	Tx_Avbl	asserted by PTM entity if data is available for transmission	PTM→ PTM-TC	
sync	Tx_Clk	clock signal asserted by PTM entity	PTM→ PTM-TC	
sync	Tx_SoP	start of transmit packet	PTM→ PTM-TC	
sync	Tx_EoP	end of transmit packet	PTM→ PTM-TC	
	receive signals			
data	Rx_PTM	Receive Data	PTM ←PTM-TC	
control	Rx_Enbl	asserted by PTM-TC, indicates that PTM may pull packets from PTM-TC	PTM ←PTM-TC	
control	Rx_Err	Received error signals including FCS error, Invalid Frame and OK	PTM ←PTM-TC	
sync	Rx_Clk	clock signal asserted by PTM entity	PTM ←PTM-TC	
sync	Rx_SoP	start of receive packet	PTM ←PTM-TC	
sync	Rx_EoP	end of receive packet	PTM ←PTM-TC	

A.12.3.1 Data flow

The data flow shall consist of two contra-directional octet-based streams of packets: transmit packets (Tx_PTM) and receive packets (Rx_PTM). The packets transported in either direction over the γ -interface may be of variable length. Bits within an octet are labeled a_1 through a_8 , with a_1 being the LSB and a_8 being the MSB. If either of data streams is transmitted serially, the first octet of the packet shall be transmitted first and bit a_1 of each octet shall be transmitted first as shown in figure A.30. The Data flow signal description is presented in table A.12.1.

A.12.3.2 Synchronization flow

This flow provides synchronization between the PTM entity and the PTM-TC sublayer and contains the necessary timing to provide packet integrity during the transport. The synchronization flow shall consist of the following signals as presented in table A.12.1:

- transmit and receive timing signals (Tx_Clk, Rx_Clk), both asserted by PTM entity;
- start of packet signals (Tx_SoP, Rx_SoP): asserted by PTM entity and by PTM-TC respectively and intended to identify the beginning of the transported packet in the corresponding direction of transmission;
- end of packet signals (Tx_EoP, Rx_EoP), asserted by PTM entity and by PTM-TC respectively and intended to identify the end of the transported packet in the corresponding direction of transmission;
- transmit Packet Available Signal (Tx_Avbl), asserted by PTM entity to indicate that data for transmission is ready.

A.12.3.3 Control flow

Control signals are used to improve robustness of data transport between the PTM entity and the PTM-TC and are presented in table A.12.1:

- enable Signals (Tx_Enbl, Rx_Enbl), asserted by PTM-TC and indicates that data may respectively be sent from PTM entity to PTM-TC or be pulled from PTM-TC to PTM entity;
- transmit Error (Tx_Err), asserted by PTM entity and indicates that the packet or part of the packet already transported from PTM entity to PTM-TC is errored or undesirable for transmission (abort of transmitted packet);
- receive Error (Rx_Err), asserted by PTM-TC to indicate that an errored packet is transported from PTM-TC to PTM entity.

Handling of packet errors is described in clauses A.12.5.4 and A.12.6.

A.12.3.4 OAM flow

The OAM flow across the γ -interface exchanges OAM information between the OAM entity and its PTM related TPS-TC management functions. The OAM flow is bi-directional; its flow primitives are for further study.

A.12.4 α/β-interface

The α - and β -reference points define interfaces between the PTM-TC and PMS-TC at the LTU and NTU respectively. Both interfaces are functional, application-independent, and should comply with the generic definition for all TPS-TCs as specified in clause 7.

A.12.5 Packet encapsulation using HDLC frames

The following PTM TPS-TC functionality should be applied to both transmit and receive directions. For packet encapsulation an HDLC type mechanism as specified in [28] shall be used with detailed characteristics as specified in the following clauses.

A.12.5.1 Frame structure

The PMS-TC frame format shall be as shown in figure A.29. The opening and the closing flag sequences shall be set to $7E_{16}$. They identify the start and the end of the frame. Only one flag sequence is required between two consecutive frames.

The address and control octets are intended for auxiliary information. They shall be set to their default values of hexadecimal FF_{16} and 03_{16} respectively if not used.

NOTE 1: The address and control fields may be used for different auxiliary OAM functions. The usage of these fields is for further study.

The information field shall be filled with the transported packet data. Prior to encapsulation the octets of the data shall be numbered sequentially. Octets shall be transmitted in ascending numerical order.

The frame check sequence (FCS) octets are used for packet level error monitoring, and shall be set as described in clause A.12.5.3.




Figure A.29: PTM-TC frame format

After encapsulation, bits within an octet are labeled b_1 through b_8 , as defined in figure A.30. If the $\alpha(\beta)$ -interface is serial by implementation, bit b_8 of each octet shall be transmitted first.

NOTE 2: In keeping with existing labeling convention for the $\alpha(\beta)$ -interface, bit b_8 (MSB) is transmitted first. The PTM-TC functionality defines a correspondence between a_1 and b_8 , a_2 and b_7 , etc., in order to conform to the HDLC convention of transmitting bit a_1 first.

A.12.5.2 Octet transparency

To prevent failures due to false frame synchronization, any octet inside the PTM-TC frame that is equal to $7E_{16}$ (the flag sequence) or $7D_{16}$ (the control escape) shall be escaped as described below.

After FCS computation, the transmitter examines the entire frame between the opening and the closing flag sequences. Any data octets which are equal to flag sequence or the control escape shall be replaced by a two- octet sequence consisting of the control escape octet followed by the original octet exclusive-OR.ed with 20_{16} .




Figure A.30: PTM-TC data flow

In summary, the following substitutions shall be made:

- any data octet of $7E_{16}$ encoded as two octets $7D_{16}$, $5E_{16}$;
- any data octet of $7D_{16}$ encoded as two octets $7D_{16}$, $5D_{16}$.

On reception, prior to FCS computation, each control escape octet shall be removed and the following octet shall be exclusive OR.ed with 20_{16} (unless the following octet is $7E_{16}$ which is the flag and indicates the end of the frame, and therefore an abort has occurred). In summary, the following substitutions are made:

- any sequence of $7D_{16}$, $5E_{16}$ replaced by the data octet $7E_{16}$;
- any sequence of $7D_{16}$, $5D_{16}$ replaced by the data octet $7D_{16}$:
- a sequence of $7D_{16}$, $7E_{16}$ aborts the frame.

NOTE: Since octet stuffing is used, the PMT-TC frame is guaranteed to have an integer number of octets.

A.12.5.3 Frame check sequence

The FCS shall be calculated over all bits of the address, control, and information fields of the PTM-TC frame as defined in 28 i.e., it shall be the ONEs complement of the sum (modulo 2) of:

- the remainder of $xk(x^{15}+x^{14}+x^{13}+x^{12}+x^{11}+x^{10}+x^9+x^8+x^7+x^6+x^5+x^4+x^3+x^2+x+1)$ divided (modulo 2) by the generator polynomial $x^{16}+x^{12}+x^5+1$, where k is the number of bits in the frame existing between, but not including, the last bit of the opening flag and the first bit of the FCS, excluding octets inserted for transparency (clause A.12.5.2); and
- the remainder of the division (modulo 2) by the generator polynomial $x^{16}+x^{12}+x^5+1$, of the product of x^{16} by the content of the frame existing between, but not including, the last bit of the opening flag and the first bit of the FCS, excluding octets inserted for transparency.

The FCS is 16 bits (2 octets) in length and occupies fields FCS-1, FCS-2 of the PTM-TC frame. The FCS shall be mapped into the frame so that bit a_1 (b_8) of FCS-1 shall be the MSB of the calculated FCS, and bit a_8 (b_1) of the FCS-2 shall be the LSB of the calculated FCS (figure A.30).

The register used to calculate the FCS at the transmitter shall be initialized to the value FFFF₁₆:

NOTE: As a typical implementation at the transmitter, the initial content of the register of the device computing the remainder of the division is preset to all binary ONEs and is then modified by division by the generator polynomial, as described above, on the information field. The ONEs complement of the resulting remainder is transmitted as the 16-bit FCS.

As a typical implementation at the receiver, the initial content of the register of the device computing the remainder of the division is preset to all binary ONEs. The final remainder, after multiplication by x^{16} and then division (modulo 2) by the generator polynomial $x^{16}+x^{12}+x^5+1$ of the serial incoming protected bits after removal of the transparency octets and the FCS, will be 0001110100001111_2 (x^{15} through x^0 , respectively) in the absence of transmission errors.

A.12.5.4 Packet-error monitoring

Packet-error monitoring includes detection of invalid and errored frames at receive side.

A.12.5.4.1 Invalid frames

The following conditions result in an invalid frame:

Frames which are less than 4 octets in between flags not including transparency octets (flag sequence and control escape). These frames shall be discarded.

Frames which contain a control escape octet followed immediately by a flag (i.e. $7D_{16}$ followed by 7E16). These frames shall be passed across the γ -interface to the PTM entity.

Frames which contain control escape sequences other than $7D_{16}$, $5E_{16}$ and $7D_{16}$, $5D_{16}$. These frames shall be passed across the γ -interface to the PTM entity.

Invalid frames shall not be counted as FCS errors. The receiver shall immediately start looking for the opening flag of a subsequent frame upon detection of an invalid frame. A corresponding receive error message (Rx_Err - clause A.12.3.3) shall be sent across the γ -interface to the PTM entity.

A.12.5.4.2 Errored frames

A received frame shall be qualified as an errored frame (FCS-errored) if the CRC calculation result for this frame is different from the described in clause A.12.5.3. Errored frames shall be passed across the γ -Interface. A corresponding receive error message (Rx_Err - clause A.12.3.3) shall be sent across the γ -interface to the PTM entity.

A.12.5.5 Data-rate decoupling

Data-rate decoupling is accomplished by filling the time gaps between transmitted PTM-TC frames with additional flag sequences ($7E_{16}$). Additional flag sequences shall be inserted at the transmit side between the closing flag sequence of the last transmitted PTM-TC frame and the subsequent opening flag sequence of the next PTM-TC frame, and discarded at the receive side respectively.

A.12.5.6 Frame delineation

The PTM-TC frames should be delineated by detecting of flag sequence. The incoming stream is examined on an octet-by-octet basis for the value $7E_{16}$. Two (or more) consecutive flag sequences constitute an empty frame (frames), which shall be discarded, and not counted as a FCS error.

A.12.5.7 Mapping to the SDSL framing in one-pair mode

The PMS-TC provides a clear channel to the PTM-TC and packets are mapped into the SDSL payload on a byte-by-byte basis. At the LTU, packets are mapped across the logical α -interface while at the NTU, packets cross the logical β -interface. At the alpha and beta interface, logical data and clock lines are present. Packet alignment to the SDSL frame is optional. The provided bandwidth by the PMS-TC is $k_s = i + n \times 8$ with $0 \le i \le 7$ and $3 \le n \le 36$. For n = 36, i is restricted to values of 0 and 1. See figure A.31 for additional details.




Figure A.31: PTM transport over SDSL

A.12.5.8 Mapping to the SDSL framing in M-pair mode

In the optional M-pair mode, ATM data is carried over all pairs using interleaving, as described in clause 7.1.4.2. The input ATM stream shall be aligned within the SDSL payload sub-block such that the byte boundaries are preserved. Each payload sub-block is treated as containing Mxn 8-bit time slots. Each byte from the input ATM data stream is mapped MSB-first into the next available time slot. The first time slot begins at the first bit position within the payload sub-block, followed by time slot 2, time slot 3, ..., time slot n. A total of Mxk_s bits (Mxn bytes) of byte-oriented data shall be transported per SDSL payload sub-block, as specified in clause 7.1.4.1. $k_s = i + nx8$, and, in this mode, i = 0 and $3 \le n \le 36$. Only multiples of M numbers of time slots are supported in M-pair mode. The bytes from the input ATM data stream shall be interleaved among Pair 1, Pair 2, ..., and Pair M, such, where byte b_m , byte b_{m+M} , ...are carried on Pair 1, byte b_{m+1} , byte b_{m+1} , ... are carried in the corresponding time slot on Pair 2, ..., and byte b_{m+1} , byte b_{m+2} , ...are carried in the corresponding time slot on Pair M. See figure A.32 for additional details.




Figure A.32: M-pair framing for PTM

A.13 TPS-TC for Synchronous Digital Hierarchy Tributary Unit 12 (TU-12) with a Data Communication Channel (DCC)

This TPS-TC defines a transport format for:

- a single SDH TU-12 frame with an optional $i \times 8$ kbit/s Data Communication Channel (DCC) over a single wire pair; and
- an optional $N \times \text{SDH TU-}12$ frames with an optional $(M \times i \times 8)$ -kbit/s DCC over M wire pairs. The number N of TU-12 links can be 1 to 9 while the number M of wire pairs can be 1 to 4.

Table A.42 gives an overview of the transmission of $N \times \text{TU-}12/\text{VC-}12$ connections with a combination of M-pair SDSL and Enhanced SDSL data rates.


Number N of TU-12/VC-12	Aggregate Payload Bit Rate [kbits/s]	1-Pair SDSL Size 1 × k _s bits	2-Pair SDSL Size 2 × k _s bits	3-Pair SDSL Size 3 × k _s bits	4-Pair SDSL Size 4 × k _s bits
Connections		of each payload sub-block with	of each payload sub-block with	of each payload sub-block with	of each payload sub-block with
		k _s = i + n×8 [bits] <i>M</i> = 1	k _s = i + n×8 [bits] <i>M</i> = 2	k _s = i + n×8 [bits] <i>M</i> = 3	k _s = i + n×8 [bits] <i>M</i> = 4
1	2304 + M × i × 8	n = 36; i=0,,7	n = 18; i=0,,4	n = 12; i=0,,3	n = 9; i=0,1,2
2	4608 + M × i × 8	n = 72; i=0,,7	n = 36; i=0,,4	n = 24; i=0,,3	n = 18; i=0,1,2
3	6912 + M × i × 8	-	n = 54; i=0,,4	n = 36; i=0,,3	n = 27; i=0,1,2
4	9216 + M × i × 8	-	n = 72; i=0,,4	n = 48; i=0,,3	n = 36; i=0,1,2
5	11 520 + M × i × 8	-	-	n = 60; i=0,,3	n = 45; i=0,1,2
6	13 824 + M × i × 8	-	-	n = 72; i=0,,3	n = 54; i=0,1,2
7	16 128 + M × i × 8	-	-	n = 84; i=0,,3	n = 63; i=0,1,2
8	18 432 + M × i × 8	-	-	-	n = 72; i=0,1,2
9	20 736 + M × i × 8	-	-	-	n = 81; i=0,1,2
		If no data communication channel is used $i=0$. If management, signalling, control and maintenance functions are to be transmitted over the Z-bits, $i \times 8$ kbits/s per wire-pair are additionally required with $i=1,,7$ (1-pair), $i=1,,4$ (2-pair), $i=1,2,3$ (3-pair) and $i=1,2$ (4-pair).			

Table A.42: Transmission of N x TU-12/VC-12 Connections over M-Pair SDSL

A.13.1 SDH Tributary Unit

A SDH Tributary Unit (TU) is an information structure, which provides adaptation between the SDH lower order path layer and a server layer (e.g. SDH higher order path layer, SDSL). It consists of an information payload in which the lower order Virtual Container (VC) is transported and a Tributary Unit pointer. The TU pointer indicates the offset of the VC frame start relative to the TU frame start (see figure A.33). The TU frame always appears in the defined position within each server layer signal (e.g. SDSL).

The TU-12 consists of a VC-12 together with a TU-12 pointer. The TU-12 frame is specified in clause 8.3 of [29] and consists of 144 bytes organized in four groups of 36 bytes. The first byte in each of the four groups is a TU-12 pointer byte (V1, V2, V3, V4). V1 to V3 identify the location in the information payload, which contains the first byte (V5) of the VC-12. The 140 information payload bytes in the TU-12 are numbered from 0 to 139.



TU Tributary Unit

VC Virtual Container

V1 TU Pointer 1

V2 TU Pointer 2

V3 TU Pointer 3 (action)

V4 TU Pointer 4 (reserved)

NOTE - V1, V2, V3 and V4 bytes are part of the TU-n and are terminated at the pointer processor.

Figure A.33: Virtual Container mapping in Tributary Unit and TU-12 pointer offsets


A.13.2 Single TU-12 into SDSL mapping

Figure A.32 shows the alignment of a single TU-12 frame and the optional DCC within the SDSL frame. Each Payload Sub-Block contains an *i-bit* DCC (i = 0,...,7), followed by *thirty-six* bytes of the TU-12. Bytes are transmitted MSB first, in accordance with [29].

A total of k_s bits of contiguous data shall be contained within each Sub-Block, as specified in 7.1.2 and E.2, where $k_s = i + n \times 8$. If a DCC is used, i = 1,...,7; if no DCC is used, i = 0; and n = 36.

The TU-12 framing clock shall be synchronized to the SDSL clock such that the TU-12 frame always appears in the defined position within each group of four consecutive SDSL Payload Sub-Blocks. See figure A.34 for additional details.

The 4×36 octet TU-12 frames shall be aligned within the group of four consecutive SDSL Payload Sub-Blocks 4j+1 to 4j+4 (j=0,1,2) such that the TU-12 byte with TU-12 pointer offset 105 begins at the first bit position after the optional DCC within the Payload Sub-Block 4j+1, followed by TU-12 byte with TU-12 pointer offset 106, ..., and TU-12 pointer byte V1 ends at the last bit position within the Payload Sub-Block 4j+4.



NOTE: V1, V2 and V3 are TU-12 pointers 1, 2 and 3; V4 is set to ONE. These bytes are part of the TU-12 and terminated at a pointer processor.

Figure A.34: TU-12 mapping into a single pair SDSL signal with optional Data Communication Channel

A.13.3 SDH Tributary Unit Group

One or more Tributary Units, occupying fixed, defined positions in a server signal's (e.g. SDSL) payload is termed a Tributary Unit Group (TUG). A TUG-d12N is a DSL optimized TUG containing a homogeneous assembly of *N* TU-12s. The TU-12s are byte interleaved in the TUG-d12N.

The multiplexing of $N \times \text{TU-}12$ (N = 1..9) into a TUG-d12N is shown in figure A.35. A TU-12 is byte interleaved with N-I other TU-12s into the TUG-d12N.

NOTE: The TU-12 pointer bytes of the $N \times TU$ -12s are mapped in the last N octets of the TUG-d12N as shown in figure A.35.




Figure A.35: Arrangement of N \times TU-12s multiplexed into a TUG-d12N (N = 1, 2, ..., 9)

A.13.4 $N \times TU$ -12 into M-pair SDSL mapping

In the optional M-pair mode (M = 1, 2, 3, 4), both the TUG-d12N with the $N \times$ TU-12s and the optional DCC are carried over all M pairs using interleaving, as described in 7.1.4.2 and E.2. In the M-pair mode of operation, the DCC bit rate is $M \times i \times 8$ kbit/s.

Each pair carries a SDSL frame of which each Payload Sub-Block contains an *i-bit* DCC with i = 0,...,7 (single-pair mode), i = 0,...,4 (2-pair mode), i = 0,...,3 (3-pair mode) and i = 0, 1, 2 (4-pair mode), followed by a TUG-d12N Mapping area of $36/M \times N$ octets. Octets are transmitted MSB first, in accordance with ITU-T recommendation G.707.

Figure A.36 shows the octet interleaving of the TUG-d12N and the bit interleaving of the DCC within the M-pair mode SDSL frame. The octets in the TUG-d12N shall be interleaved among all M wire-pairs, such that pair m carries the mth octet out of every block of M octets and a total of $36/M \times N$ octets per Payload Sub-Block.

The optional DCC is interleaved among the M pairs such that it occupies the first i bit positions within each Payload Sub-Block on each of the M wire pairs. The values for i may be in the range i=0,...,7 (single-pair mode), i=0,...,3 (3-pair mode) and i=0,1,2 (4-pair mode). So a total of $M\times i$ bits make up the DCC. The first bit of DCC data shall be contained within a Sub-Block on Pair 1, and the following bits of DCC data shall be interleaved bit-by-bit among all M wire pairs. The DCC bits shall be interleaved among all M wire pairs such that they occupy the first i bit postions within each payload Sub-Block on each of the M pairs. The first M bits of DCC data go into bit 1 on pairs 1,...,M; and bits $(i-1)\times M+1,...,(i-1)\times 2\times M$ go into bit i of pair 1,...,M. A total of k_s bits of contiguous data shall be contained within each Sub-Block, as specified in 7.1.4.2 and E.2, where $k_s=i+n\times 8$. If a DCC is used, i=1,...,7 (single-pair mode), i=1,...,4 (2-pair mode), i=1,2,3 (3-pair mode) and i=1,2 (4-pair mode); if no DCC is used, i=0; and $n=36/M\times N$.

NOTE: The terms *interleaving* and *de-interleaving* are differently applied in G.991.2 and in SDH standards like G.701, G.707 or G.806.




Figure A.36: TUG-d12N mapping into a M-pair SDSL signal with Data Communication Channel

The TU-12 framing clocks shall be synchronized to the SDSL clocks such that the TU-12 frames always appear in a defined position within each group of four SDSL Payload Sub-Blocks 4j + 1 to 4j + 4 (j = 0, 1, 2) as shown in figure A.37.

Sub-Blocks 4j + 1 contain the TU-12 bytes numbered 105 to 139 and pointer byte V2, Sub-Blocks 4j + 2 contain the TU-12 bytes numbered 0 to 34 and pointer byte V3, Sub-Blocks 4j + 3 contain the TU-12 bytes numbered 35 to 69 and pointer byte V4, and Sub-Blocks 4j + 4 contain the TU-12 bytes numbered 70 to 104 and pointer byte V1.




Figure A.37: TU-12 pointer offset numbering in M-pair SDSL signal

Figures A.38 to A.40 show three examples of $N \times \text{TU-}12$ over SDSL. Figure A.38 shows the alignment of a single TU-12 frame and the DCC within the 2-pair mode SDSL frame. Each Payload Sub-Block contains a *1-bit* DCC, followed by *eighteen* bytes of the TU-12. The TU-12 bytes shall be interleaved among the *two* wire pairs, such that pair m carries the mth byte out of every block of *two* bytes and a total of 36/2 bytes per Payload Sub-Block. The DCC is interleaved among the *two* pairs such that it occupies the first bit position within each Payload Sub-Block on each of the *two* wire pairs.




Figure A.38: M-Pair TU-12 Framing with a Data Communication Channel (N = 1 TU-12 links with i = 1 over M = 2 wire-pairs)

Figure A.39 shows the alignment of a TUG-d12N and the optional DCC within the M-pair mode SDSL_frame for the case of N = 2, M = 3 and i = 1. Each Payload Sub-Block contains a I-bit DCC, followed by twenty-four octets of the TUG-d12N. The TUG-d12N octets shall be interleaved among the three wire pairs, such that pair m carries the mth octet out of every block of three octets and a total of $36/3 \times 2$ octets per Payload Sub-Block. The DCC is interleaved among the three pairs such that it occupies the first bit position within each Payload Sub-Block on each of the three wire pairs. So a total of three bits make up the DCC. One bit of DCC data shall be contained within a Sub-Block on Pair 1, and the following two bits of DCC data shall be contained within the corresponding Sub-Blocks of the following two pairs.




Figure A.39: M-Pair TU-12 Framing with a Data Communication Channel (N = 2 TU-12 links with i = 1 over M = 3 wire-pairs)

Figure A.40 shows the alignment of a TUG-d12N and the optional DCC within the M-pair mode SDSL frame for the case of N = 3, M = 2 and i = 0. Each Payload Sub-Block contains *fifty-four* octets of the TUG-d12N. The TUG-d12N octets shall be interleaved among the *two* wire pairs, such that pair m carries the mth octet out of every block of *two* octets and a total of $36/2 \times 3$ octets per Payload Sub-Block. There is no DCC present.




Figure A.40: M-Pair TU-12 Framing with a Data Communication Channel (N = 3 TU-12 links with i = 0 over M = 2 wire-pairs)

A.13.5 SDSL clock

The SDSL clock synchronization mode shall be the synchronous mode as specified in 8. The SDSL line clock shall be frequency lock to network clock, which is equivalent to the SDH Equipment Clock (SEC) as specified in ITU-T Recommendations G.813 [31] and G.781 [30].

A.13.6 $N \times TU$ -12 over M-pair SDSL DCC

The optional ($M \times i \times 8$)-kbit/s DCC in the N \times TU-12 over M-pair SDSL may support one or more of the data communication network applications specified in ITU-T Recommendation G.7712: distributed management communications related to the Telecommunication Management Network (TMN), distributed signalling communications related to the Automatic Switched Transport Network (ASTN), and other distributed communications (e.g. Software Download). Note that the details of the protocols used over this optional DCC are beyond the scope of the present document.

A.14 64-octet/65-octet encapsulation

For further study.

Annex B (normative): Use of G.994.1 in the pre-activation communications channel

As noted in clause 9.2, G.994.1 shall be used to begin the preactivation sequence. A second G.994.1 sequence shall follow the preactivation line probe, as described in that clause. The G.994.1 protocol shall be the mechanism for exchanging capabilities and negotiating the operational parameters for each SDSL connection. The use of a line probe sequence, as described in clause 9.2 is optional. If each TU has sufficient *a priori* knowledge of the line characteristics and the capabilities of the other TU, either from a previous connection or from user programming, the line probe sequence may be bypassed. In this case, the G.994.1 sequence will be followed by SDSL activation, as described in clause 9.1.

B.1 G.994.1 code point definitions

The following definitions shall be applied to the SDSL parameters specified in G.994.1 [15]:

Training mode An indication that an LTU (or REG) is prepared to begin SDSL Activation using

the associated parameters.

PMMS mode An indication that an LTU (or REG) is prepared to begin a PMMS ("Power

Measurement Modulation Session", or Line Probe) using the associated

parameters.

4-Wire Set to indicate 4-wire operation.

M-pair mode Set to indicate M-pair mode. Four-wire mode is identical to M-pair mode with

M=2, except for the method of assigning ordinal numbers to the wire pairs. In four-wire mode the ordinal numbers (i.e. the wire pair identification number) are assigned as described in clause 9.2 while in M-pair mode the ordinal numbers

are assigned to wire pairs as described in clause 7.2.1.

M-pair count Indicates the number of pairs used in the optional M-pair mode.

SRU Set to indicate that the unit is a Signal Regenerator and not an LTU.

Diagnostic mode Set to indicate a diagnostic mode train (for use with REGs).

Base data rate/PSD These octets are used as follows:

- for PMMS, they indicate rates for line probing segments;

- for training, they indicate payload data rates.

Separate bits are provided for symmetric and asymmetric PSDs.

Sub data rate For symmetric PSDs, the data rate octets indicate the base data rate in 64 kbit/s

increments ($n \times 64$ kbit/s). The sub data rate bits indicate additional 8 kbit/s increments ($i \times 8$ kbit/s) of Data. The total payload data rate is set by: base data rate + sub data rate. The sub data rate bits do not apply to the asymmetric 2 048

kbit/s, and 2 304 kbit/s PSDs.

PBO Power Back-off (in 1,0 dB increments).

PMMS duration The length of each line probe (PMMS) segment (in 50 ms increments).

PMMS scrambler The scrambler polynomial used during line probe (PMMS). See clause 9.2.3.

PMMS target margin If worst-case target margin is selected, target margin is relative to reference

worst-case crosstalk specified in table 9.7. If current-condition target margin is selected, specified target margin is relative to noise measured during line probe. The 5 bit target margin is specified by (bits 5-1 x 1,0 dB) - 10 dB. For example,

 $101\ 111_2$ in the worst-case PMMS target margin octet corresponds to $15\ dB - 10\ dB = 5\ dB$ target margin relative to reference worst-case noise.

If the capability for PMMS mode is indicated in a G.994.1 CLR/CL capabilities exchange, both target margin octets shall be sent. The specific values for target margin shall be ignored during the capabilities exchange, as all LTUs (and REGs) shall be capable of evaluating the results of PMMS using both types of

target margin.

Clock modes Set to indicate clock mode, as defined in table 8.1.

Low latency Set to indicate that low latency operation, as defined in clause 11.4 is required.

If not set, an LTU may choose a higher latency encoding scheme.

TPS-TC The TPS-TC mode is selected from the set of modes specified in annex A.

Sync word Indicates the value that the upstream and downstream sw1 - sw14 bits shall take

on. See clause 7.1.5 for details.

Stuff bits Indicates the value that the upstream and downstream *stb1* - *stb4* bits shall take

on. See clause 7.1.5 for details.

Regenerator Silent Period (RSP) A bit used to force an LTU or REG into a 1-minute silent interval to facilitate

startup of spans including regenerators.

B.2 G.994.1 tone support

SDSL devices shall support half-duplex mode G.994.1 operation using the A4 carrier set from the 4 kHz signalling family. Manufacturers are encouraged to support additional carrier sets, the 4,3125 kHz signalling family, and full-duplex operation of G.994.1 to provide interoperable handshake sequences with other types of DSL equipment.

B.3 G.994.1 transactions

If no *a priori* capabilities information is available to the NTU, it should begin the G.994.1 session by initiating Transaction C (CLR/CL). Otherwise, it may begin immediately with one of the mode selection transactions (e.g. A or B). In this capabilities exchange (CLR/CL sequence), each unit shall indicate the functions that it is currently capable of performing. This means that user options that have been disabled shall not be indicated as capabilities of the unit. If a unit's capabilities change due to user option settings or other causes, that unit shall cause a capabilities exchange to occur during the next G.994.1 session.

If both the NTU and LTU indicate the capability for line probing and no *a priori* information exists concerning the characteristics of the loop, the NTU should initiate transaction D (MP/MS/Ack(1)) by sending an MP with the SDSL line probe mode selected. This MP message shall include parameters for the downstream line probe sequence. The LTU shall then issue a corresponding MS message containing the upstream line probe parameters and an echo of the downstream line probe parameters. Following an Ack(1) from the NTU, the units shall exit G.994.1 and enter the SDSL line probe mode, as described in clause 9.2. Following the completion of line probing, the LTU shall initiate a new G.994.1 session. The NTU shall then initiate a transaction C (CLR/CL) capabilities exchange to indicate the results of the line probe. Each unit shall, in this exchange, indicate the intersection of its capabilities and the capabilities of the loop, as determined during the line probe sequence. The PBO octets shall be used to indicate the desired received Power Back-off values. The assignment of power back-off values in 4-wire/M-pair mode shall be as specified in clause 9.2.6. Following this second capabilities exchange, the units may use any valid transaction to select operational SDSL parameters.

Following the selection of the SDSL parameter set, G.994.1 shall terminate and the SDSL Activation sequence (see clause 9.1) shall begin.

B.4 Operation with signal regenerators

In general, REGs will act as LTUs during G.994.1, as described in clause B.3. In some situations, however, they are required to issue "Regenerator Silent Period" (via the G.994.1 RSP bit) mode selections rather than selecting a SDSL operational mode, as described in annexes C and D. The parameters that REGs report during capabilities exchanges are also slightly different. The advertised capabilities of an NTU shall be the intersection of its own capabilities and those reported across the regenerator's internal interface as indicative of the capabilities of the downstream units and line segments. The lone exception to this rule shall be the PBO octet, which shall be considered as a local parameter for each segment.

Annex C (normative): Signal regenerator operation

In order to achieve data transmission over greater distances than are achievable over a single SDSL segment, one or more signal regenerators (REGs) may be employed. In the optional *M*-pair mode, *M*-pair regenerators may be used when this reach extension is required. This annex specifies operational characteristics of signal regenerators and the start-up sequence for SDSL spans containing signal regenerators. Additional explanatory text is included in annex D.

C.1 Reference diagram

Figure C.1 is a reference diagram of a SDSL span containing two regenerators. Up to eight (8) regenerators per span are supported within the EOC addressing scheme (see clause 10.5.5.5), and no further limitation is intended herein. Each REG shall consist of two parts: an REG-R for interfacing with the LTU (or a separate REG-C), and an REG-C for interfacing with the NTU (or a separate REG-R). An internal connection between the REG-R and REG-C shall provide the communication between the two parts during start-up and normal operation. An SDSL span containing X regenerators shall contain X + 1 separated SDSL segments, designated TR1 (LTU to REG₁), TR2 (REG_X-C to NTU), and RRn (REG $_n$ -C to REG $_{n+1}$ -R, where $1 \le n \le X$ -1). Each segment shall follow the general principles described in clauses 9.1, 9.2, and 7.2 for the preactivation and activation procedures. Additional requirements specific to spans containing regenerators are described in this annex.




Figure C.1: Block diagram of a SDSL span with two signal regenerators

C.2 Startup procedures

C.2.1 REG-C

Figure C.2 shows the state transition diagram for REG-C startup and operation. The REG-C begins in the "Idle0" state and, in the case of an NTU initiated startup, transitions first to the "Idle0a" state. If line probe is disabled, the LTU shall transition from the "Idle0a" state to the "Wait for LTU" state; otherwise the LTU will return to "Idle0" and wait for target margins to be passed across the internal regenerator interface with the indication that they originated at the LTU. In this annex, the term "target margin" refers to both the current condition target margin and the worst case target margin as described in 9.2.7 and B.1. For an LTU initiated startup, the REG-C moves from "Idle0" to the "Idle0b" state. If target margins have been received across the internal regenerator interface with the indication that they originated at the LTU, the REG-C will transition from "Idle0b" to "Check G.994.1" and the REG-C will use these target margin in subsequent capabilities exchanges with its "CO target margin" capability bit set to a one. An REG initiated startup shall function identically to an LTU initiated startup from the perspective of the REG-C.

The REG-C shall communicate "Capabilities Available" status and transfer a list of its capabilities to the REG-R across the regenerator's internal interface upon entering the "Wait for LTU" or "Idle0a" state. The REG-C's capabilities list, as transferred to the REG-R, shall be the intersection of its own capabilities, the capabilities list it received from the NTU (or REG-R) in its G.994.1 session, and the segment capabilities determined by the line probe, if used.

The REG-C shall receive mode selection information from the REG-R in association with the "REG-R Active" indication. In the subsequent G.994.1 session, the REG-C shall select the same mode and parameter settings for the SDSL session.

The timer T_{REGC} shall be set to 4 minutes. If T_{REGC} expires before the REG-C reaches the "Active" state, the REG-C shall return to the "Idle" state and shall indicate link failure to the REG-R across the internal interface. The REG-C shall also indicate failure and return to the "Idle" state if a G.994.1 initiation is unsuccessful after 30 s.

The "Diagnostic Mode" bit, if set in the G.994.1 Capabilities Exchange, shall cause an REG-C to function as an LTU if the subsequent segment fails. This implies that an internal failure indication received while in the "Wait for LTU" state shall cause the REG-C to select an operational mode, initiate a G.994.1 session, and transition to state "G.994.1 Session 2".




Figure C.2: REG-C state transition diagram

C.2.2 REG-R

Figure C.3 shows the state transition diagram for REG-R startup and operation. The REG-R begins in the "Idle0" state and, in the case of an NTU initiated train, transitions first to the "Idle0a" state. For an LTU initiated train, the REG-C moves from "Idle" to the "Idle0b" state. If line probe is enabled, the REG-R will transition to the "G.994.1 Session 1" state once the target margins are received from the LTU, or once the target margins are received from the REG-C with the "CO target margin" capability bit set to a one. In this annex, the term "target margin" refers to both the current- condition target margin and the worst- case target margin as described in clauses 9.2.7 and B.1.

The REG-R shall communicate "Link Initiation" status to the REG-C across the regenerator"s internal interface upon entering the "Wait for NTU" or "Idle0b" state. If the REG-R exchanges capabilities with a LTU, it shall communicate the target margins from the LTU across the regenerator's internal interface. If the REG-R exchanges capabilities with a REG-C, and the REG-C has the "CO target margin" capability bit set to a one, then it shall communicate the target margins from the REG-C across the regenerator's internal interface. Upon entering the "Active" state, it shall communicate "REG-R Active" status to the REG-C. If plesiochronous operation (Clock mode 1; see clause 10) is selected, the REG-R may optionally indicate its entry into the "Active" state to the REG-C prior to the completion of the SDSL activation sequence. If synchronous or network referenced plesiochronous clocking is selected (Clock modes 2, 3a, or 3b; see clause 10), the REG-R shall not indicate entry into the "Active" state until the SDSL activation sequence has been completed.

The REG-R shall receive a list of capabilities from the REG-C across the regenerator's internal interface in association with the "Capabilities Available" indication. The REG-R's capabilities list, as indicated in the subsequent G.994.1 session, shall be the intersection of its own capabilities with the capabilities list it received from the REG-C.

The REG-R shall provide mode selection information to the REG-C in association with the "REG-R Active" indication, based on the selections it has received in the G.994.1 session.

The timer T_{REGR} shall be set to 4 minutes. If T_{REGR} expires before the REG-R reaches the "Active" state, the REG-R shall return to the "Idle" state and shall indicate link failure to the REG-C across the internal interface. The REG-R shall also indicate failure and return to the "Idle" state if a G.994.1 initiation is unsuccessful after 30 s.

The "Diagnostic Mode" bit, if set in the G.994.1 Capabilities Exchange, shall cause an REG-R to function as an NTU if the subsequent segment fails. This implies that an internal failure indication received while in the "Wait for NTU" state shall cause the REG-R to initiate a G.994.1 session and transition to state "G.994.1 Session 2".




Figure C.3: REG-R state transition diagram

C.2.3 LTU

In order to support operation with regenerators, each LTU shall support the Regenerator Silent Period (RSP) bit, as specified in ITU-T Recommendation G.994.1 [15]. Second, the LTU shall not indicate a training failure or error until it has been forced into "silent" mode for at least 5 consecutive minutes.

C.2.4 NTU

In order to support operation with regenerators, each NTU shall support the Regenerator Silent Period (RSP) bit, as specified in ITU-T Recommendation G.994.1 [15]. The NTU shall not indicate a training failure or error until it has been forced into "silent" mode for at least 5 consecutive minutes.

C.2.5 Segment failures and retrains

In the case of a segment failure or a retrain, each segment of the span shall be deactivated, with each REG-C and each REG-R returning to its "Idle" state. The restart may then be initiated by the REG, the NTU, or the LTU.

C.3 Symbol rates

Signal regenerators may transmit at symbol rates up to and including 685,33 ksymbol/s in either two-wire, the optional four-wire mode or the optional *M*-pair mode. This corresponds, for 16-TCPAM, to maximum user data rates (not including framing overhead) of 2,048 Mbit/s per pair. For 32-TCPAM, this corresponds to maximum user data rates (not including framing overhead) of 2,728 Mbit/s per pair.

In either case, each TU and REG on a span shall select the same operational data rate.

C.4 PSD masks

Any of the PSDs may be used for the TR1 segment (LTU to REG_1 -R). All other segments shall employ one of the appropriate symmetric PSDs, as described in clauses 9.4.1 and E.4. The selection of PSD shall be limited by the symbol rate considerations of clause C.3.

Annex D (normative): Deactivation and warm-start procedure

Support of the reduced power mode, the deactivation and the warm-start is optional.

NOTE:

Frequent transitions to/from the reduced power mode introduce a non-stationary noise environment, whose effect on deployed xDSL systems is not fully known. Because of this, regional access restrictions regarding this procedure might apply.

D.1 Deactivation to reduced power mode

This clause describes waveforms at the loop interface and associated procedures during deactivation. Figure D.1 illustrates the deactivation sequence.

The deactivation can be initiated by the NTU or by the LTU. EOC signalling is used to initiate the deactivation. The initiating side is called unit A, the other side shall be called unit B.

The standard sequence is as follows: Upon receiving the eoc-message "Deactivation Request", unit B responds by the eoc-message "Deactivation Acknowledge" or by "Unable To Comply (UTC)". After sending the "Deactivation Acknowledge' containing an acceptance to the deactivation (bit OK = "1"), unit B continues transmitting and waits for the deactivation of unit A. After receiving the acceptance to the deactivation request, unit A stops transmitting and enters the reduced power mode. After detecting that unit A has stopped transmitting, e.g. by detecting an LOSW-error, unit B stops transmitting and enters the reduced power mode as well.

The eoc messages "Deactivation Request" and "Deactivation Acknowledge" indicate the ability of the sender for the deactivation to the reduced power mode and a subsequent warm-start.




Figure D.1: Deactivation sequence

D.1.1 Void

D.1.2 Deactivation sequence

With messages "Deactivation Request" and "Deactivation Acknowledge", however, each transceiver can also inhibit or stop an initiated deactivation process by setting bit OK to "0" in the relevant eoc-message. This is useful when during or after the transmission of the "Deactivation Request" it becomes apparent that the data link is about to be used.

In warm-start the transmission shall be active to at least time t_{active} to minimize effects of nonstationary cross talk to systems sharing the same binder.

D.1.3 Deactivation EOC Messages

D.1.3.1 Deactivation Request - Management: Message

The Deactivation Request message is transmitted to request a deactivation or to withdraw an issued deactivation request. The destination address shall be F_{16} to indicate this is a broadcast message.

Table D.1: Deactivation request - Message ID 22

Octet #	Contents	Data Type	Reference
1	22	Message ID	
2 bits 71	Reserved	set to 0	
2 bit 0	Bit 0 OK	0 = Deactivation requested,	
		1 = Deactivation request cancelled	
3	Reserved	set to 0	

D.1.3.2 Deactivation Response - Management message: Message

The deactivation response message is used to confirm the deactivation command or to refuse a deactivation request

Table D.2: Deactivation Acknowledge - Message ID 150

Octet #	Contents	Data Type	Reference
1	150	Message ID	
2 bits 71	Reserved	set to 0	
2 bit 0	OK	0 = Deactivation OK,	
		1 = Deactivation not possible	
3	Reserved	set to 0	

D.2 Warm-start activation

The warm-start can be initiated by the NTU or the LTU. This clause describes waveforms at the loop interface and associated procedures during warm-start. The direct specification of the performance of individual receiver elements is avoided when possible. Instead, the transmitter characteristics are specified on an individual basis and the receiver performance is specified on a general basis as the aggregate performance of all receiver elements. Exceptions are made for cases where the performance of an individual receiver element is crucial to inter-operability.

In contrast to the activation described in clause 9.1, a warm-start makes use of all settings stored in a previous successful activation to achieve a minimum start-up time. An activation is successful if convergence has been achieved and the data mode has been reached (see clause 9.3). All settings i.e. negotiated configuration in the preactivation, all data in the activation frame and all values in adaptive filters have to be stored before deactivating the transmission. The warm-start relies on the fact that all previously stored settings such as the transfer characteristics of the receive and transmit path and the timing relation between receive and transmit signals are still relevant. Small changes e.g. due to variations of ambient temperature should not inhibit the warm-start activation. However, if the equipment or the loop characteristics have changed significantly, the warm-start activation may fail and a cold-start will be performed instead.

D.2.1 Warm-start activation PMD reference model

The block diagram of the warm-start activation PMD layer of an LTU and NTU transmitter is shown in figure D.2.




Figure D.2: Warm-start activation PMD reference model

The time index m represents the symbol time, and t represents analog time. Since activation uses 2-PAM modulation, the bit time is equivalent to the symbol time. The output of the scrambler is s(m). The output of the mapper is y(m), and the output of the spectral shaper at the loop interface is z(t). $d_1(m)$ is an initialization signal that shall be logical ones for all m. $d_0(m)$ is an initialization signal that shall be logical zeros for all m. The modulation format shall be Tomlinson-coded 2-level signal, with the full symbol rate selected for data mode operation. During activation the timing reference for the activation signals have a tolerance of ± 32 ppm at the LTU and ± 100 ppm at the NTU.

The output bits from the scrambler s(m) shall be mapped to an output level y(m) as follows:

Table D.3: Bit-to-level mapping

	Scrambler output s(m)	Mapper output level y(m)	Data mode index
0		-9/16	0011
1		+9/16	1000

The levels corresponding to a 0 and 1 at the output of the scrambler shall be identical to the levels of the 16-TC-PAM constellation corresponding to indexes 0011 and 1000 respectively.

D.2.2 Warm-start activation sequence

The sequence and timing diagram for the warm-start activation sequence is given in figure D.3.




Figure D.3: Timing diagram for the warm-start activation sequence

Table D.4: Duration and tolerances for activation signals

Signal	Parameter	Reference	Nominal Value	Tolerance
t _{WUN}	Duration of W _{WUN}	D.2.4.1	12 ms	± 2 ms
t _{WS}	Guard time to prevent over lapping signals		6 ms	± 2 ms
t _{WUL}	Duration of W _{WUL}	D.2.4.2	20 ms	± 2 ms
t _{ECN}	Duration of the half duplex segment of the NTU	D.2.4.3	40 ms	± 2 ms
t _{SYN}	Minimum Duration of the half duplex segment of the LTU		100 ms	± 2 ms
t WSact	Maximum activation time		500 ms	
t active	Minimum time the link has to remain active		5 min	

NOTE: The maximum time for activation, occurring after a deactivation without any intervening loopback or powering action and without any change in cable characteristic for a metallic pair cable transmission system is t_{WSact} This value for activation time is understood as a 95 %-value when testing with line models specified for the digital transmission system.

D.2.3 State transition diagram

The state transition diagram for the warm-start activation of the NTU and the LTU is given in figure D.4.




Figure D.4: LTU and NTU transmitter warm-start state transition diagram

D.2.4 Signals used in warm-start activation

D.2.4.1 Signal W_{WUN}

The NTU initiated warm-start shall start with the NTU sending the warm-start wake up signal, W_{WUN} for a duration of t_{WUN} . The waveform and the transmit power of W_{WUN} is the same as of the 12 kHz-R-Tone used in the PACC.

D.2.4.2 Signal W_{WUL}

The wake-up signal for the LTU initiated warm-start shall be the W_{WUL} . If the warm-start is initiated by the NTU, the LTU shall send the signal W_{WUL} after detecting the signal W_{WUL} shall have a duration of t_{WUL} . The waveform and the transmit power of W_{WUL} is the same as of the 20 kHz-C-Tone used in the PACC.

D.2.4.3 Signal W_{ECN}

The NTU shall send W_{ECN} , beginning t_{WS} after the end of W_{WUL} . Waveform W_{ECN} shall be generated by connecting logical ones to the input of the NTU scrambler as shown in figure D.2. The transmit power, symbol rate and PSD mask for W_{ECN} , shall be as for signal W_{SL} .

Half duplex signal W_{ECN} shall be sent for time t_{ECN}.

D.2.4.4 Signal W_{SI}

The LTU shall send W_{SL} beginning t_{WS} after the end of W_{ECN} . Waveform W_{SL} shall be generated by connecting logical ones to the input of the LTU scrambler as shown in figure D.2. The transmit power, symbol rate and PSD mask for W_{SL} , shall be as negotiated during the preactivation sequence.

D.2.4.5 Signal W_{SN}

The NTU shall start transmitting W_{SN} beginning $t_{WS} + t_{SYN}$ after the end of W_{ECN} . Waveform W_{SN} shall be generated by connecting logical ones to the input of the NTU scrambler as shown in figure D.2. The transmit power, symbol rate and PSD mask for W_{SN} , shall be as negotiated during the preactivation sequence.

D.2.4.6 Signal W_{OKN}

The NTU shall start transmitting W_{OKN} when the NTU achieves full operational status. Full operational status of the NTU means that the NTU is ready to enter data mode. Waveform W_{OKN} shall be generated by connecting logical zeros to the input of the NTU scrambler as shown in figure D.2. The transmit power, symbol rate and PSD mask for W_{OKN} , shall be as for signal W_{SN} .

D.2.4.7 Signal W_{OKL}

The LTU shall send W_{OKL} when the LTU has both detected W_{OKL} and achieves full operational status. Full operational status of the LTU means that the LTU is ready to enter data mode. Waveform W_{OKL} shall be generated by connecting logical ones signal to the input of the LTU scrambler as shown in figure D.2. The transmit power, symbol rate and PSD mask for W_{OKL} shall be the same as for W_{SL} . W_{OKL} shall be sent for exactly 256 symbols.

D.2.4.8 Data_c and Data_r

Within 200 symbols after the end of W_{OKL} , the LTU shall send $Data_c$ and NTU shall send $Data_r$. These signals are described in clause 9.2. There is no required relationship between the end of W_{OKL} and any bit within the SDSL data-mode frame. The SDSL payload data shall be valid $T_{PayloadValid}$ (see table D.5) after the end of W_{OKL} .

D.2.4.9 Warm-start exception-condition

An exception condition shall be declared during warm-start if the timeout values given in clause D.2.4.11 expire or if any vendor-defined abnormal event occurs.

D.2.4.10 Warm-start Exception-state

If an exception condition is declared during warm-start, the LTU or NTU enters the exception state and warm-start is aborted. During the exception state the TU shall be silent for at least $T_{Silence}$ (see table D.5), wait for transmission from the far end to cease, then return to the corresponding initial startup state. The NTU and LTU shall begin preactivation, as per clause 9.2.

D.2.4.11 Timeouts

Table D.5 shows the system timeouts and their values.

Table D.5: Timeout values

Name	Value	
Silerice	Minimum time in the warm-start exception state where the LTU or NTU are silent before the start of preactivation.	See table 9.3
T _{PayloadValid}	Time from start of Data _r and Data _r to valid SDSL payload data	See table 9.3

Annex E (normative): Requirements for Payload Data Rates up to 5696 kbit/s

E.1 Scope

This annex provides the additions and modifications to the corresponding clauses in the main body for payload data rates up to 5 696 kbit/s. Support for this annex is optional.

NOTE 1: For spectral management purposes, access rules in some networks and countries may forbid injection of some signals specified in this annex. In particular such restrictions may apply to the signals associated with higher bit rates. These access rules will be dependent on the loop length, the combination of signals flowing in the same bundle, etc.

NOTE 2: Annex C constrains the use of repeaters for some signals in this annex.

E.2 Data Rate

Table E.1 shows the relationship between the payload data rate and the symbol rate at 16 or 32 UC-PAM encoding for the one-pair mode.

The operation of the TU in data mode at the specified information rate shall be as specified in table E.1.

Table E.1: Framed Data Mode Rates

Payload Data Rate, R (kbit/s)	Modulation	Symbol Rate (ksymbol/s)	K (Bits per Symbol)
$R = n \times 64 + i \times 8$	16 UC-PAM	(R+8)÷3	3
$R = n \times 64 + i \times 8$	32 UC-PAM	(R+8)÷4	4

This annex extends the single-pair rates specified in clause 7.1 of the main body. It is applicable for single-pair rates given by $n\times64 + i\times8$ kbit/s where for 16 UC-PAM, $36 \le n \le 60$ and $0 \le i \le 7$. For 16 UC-PAM and n = 36, the applicable values of i are $2 \le i \le 7$. For 16 UC-PAM and n = 60, the applicable value of i are 0 or 1. This corresponds to (payload) data rates from 2 320 kbit/s to 3 848 kbit/s in increments of 8 kbit/s for 16 UC-PAM. For 32 UC-PAM, $12 \le n \le 89$

and $0 \le i \le 7$. For 32 UC-PAM and n = 89, the applicable value of i is 0. This corresponds to (payload) data rates from 768 kbit/s to 5 696 kbit/s in increments of 8 kbit/s for 32 UC-PAM.

This annex is also applicable for optional operation on more than one pair (4-wire or M-pair mode).

E.2.1 Support for Multiple Encodings

Support for the data rates specified in this annex is optional, and, as such, a TU supporting this annex is not required to support all specified data rates. For each rate that an NTU supports, it shall support all available encodings (i.e., both 16 and 32 UC-PAM for rates where both encodings are specified). Support for multiple encodings is optional for the LTU.

E.2.2 G.994.1 Preactivation Sequence

As specified in clause 9.2, G.994.1 is used to begin the preactivation sequence.

To support a wide range of data rates and multiple encodings, this clause introduces a new way to encode data rates in G994.1 code points. This method of encoding rates is used for both the PMMS rates and the training rates. Data rates are encoded as a set of ranges, where each range is expressed as a 3-tuple (minimum, maximum, step). The 3-tuple represents all rates of the form $(m + k \times s) \times (64 \text{ kbit/s})$ where m is the minimum value, s is the step value, and k is the set of all integers greater than or equal to zero such that $m + k \times s$ is less than or equal to the maximum value. Thus, for example, the 3-tuple (40, 70, 10) represents the rates $40 \times 64 \text{kbit/s}$, $50 \times 64 \text{kbit/s}$, $60 \times 64 \text{kbit/s}$, and $70 \times 64 \text{kbit/s}$.

Each data rate parameter in this annex can be expressed as a set of between 1 to 8 ranges, where the supported rates are the union of those supported by the individual ranges. Thus, for example, the 3-tuples (20, 30, 4), (40, 70, 10) represent the rates 20×64 kbit/s, 24×64 kbit/s, 28×64 kbit/s, 40×64 kbit/s, 50×64 kbit/s, 60×64 kbit/s, and 70×64 kbit/s. If all bits of the extended base data rate minimum and maximum are set to zero, then those rates are not supported for line probe. If only one range of rates is required, then only the octets associated with (min1, max1, step1) shall be sent.

Also, in many cases, the values in the data range 3-tuple can be less than or equal to 89 (representing the maximum payload data rate of 5 696 kbit/s supported in this annex). When using G994.1 code point representation, only 6-bits are available for the value of an NPAR(3). To support numbers greater than 63, the value must be split across multiple octets. When encoding a data range using G994.1, 4-octets are used, where the first octet contains the highest order bit from each of the values in the 3-tuple. This is illustrated in table 11.16.10. of G.994.1.

The complete set of rate capabilities shall be the union of the extended rates specified in this annex with the non-extended rates specified in the main body.

Ranges of rates may overlap, and may contain some rates which are identical. For example, the 3-tuples (40,60,10) and (50,70,5) would be a valid set of ranges. In this case, the union of these two 3-tuples would be the rates 40×64 kbit/s, 50×64 kbit/s, 55×64 kbit/s, 65×64 kbit/s, 65×64 kbit/s, and 70×64 kbit/s. Note that, for PMMS, if two ranges contain some rates which are identical, the probe waveforms associated with these identical rates are only sent once.

The following definition is added to the G.994.1 code point definitions in annex B for the support of the extended data rates specified in this annex.

Extended Base Data Rate

These octets are used to specify payload rates for this annex, as follows:

The PMMS octets indicate rates for line probing segments. Note that while PMMS uses 2-PAM modulation, the PMMS symbol rates are specified assuming 32 UC-PAM encoding, so the PMMS symbol rate (in ksymbols/sec) would be equal to the (payload data rate (kbit/sec) + 8 kbit/s)/4. Valid values for min and max shall be between 49 and 89, inclusive, and valid values for step shall be between 1 and 40, inclusive. The variables j5 and j6 associated with the PMMS rates shall be independent, and shall range from 1 to 8, inclusive. If only one range of rates is required, then only the octets associated with (min1, max1, step1) shall be sent.

The training parameter octets indicate extended payload data rates supported.

In CLR, upstream training parameters indicate which data mode rates the NTU is capable of transmitting and downstream training parameters indicate which data mode rates the LTU is capable of receiving. If the optional line probe is used, the receiver training parameters will be further limited by the probe results. Valid values for minimum and maximum shall be between 36 and 60, inclusive, for 16 UC-PAM and between 12 and 89, inclusive, for 32 UC-PAM. Valid values for step shall be between 1 and 89, inclusive. The variables j1, j2, j3 and j4 associated with the training rates shall be independent, and shall range from 1 to 8, inclusive. The NTU shall indicate support for both 16- and 32 UC-PAM for all supported rates for which both encodings are defined in tables E.4 and E.5.

In CL, downstream training parameters indicate which data mode rates the LTU is capable of transmitting and upstream training parameters indicate which data mode rates the LTU is capable of receiving. Valid values for minimum and maximum shall be between 36 and 60, inclusive, for 16 UC-PAM and between 12 and 89, inclusive, for 32 UC-PAM. Valid values for step shall be between 1 and 89, inclusive. The variables j1, j2, j3 and j4 associated with the training rates shall be independent, and shall range from 1 to 8, inclusive. If optional line probe is used, the receiver training parameters will be further limited by the probe results.

Data rate selections shall be specified in MP and MS messages by setting the maximum and minimum rates to the same value.

E.3 Mapper

The K+1 bits $Y_K(m)$, ..., $Y_1(m)$, and $Y_0(m)$ shall be mapped to a level x(m). In clause 9.3.3.3, the mapper function is specified for 16-TCPAM. This annex extends that mapping to include both 16 and 32 UC-PAM encodings.

Table E.2 shows the bit to level mapping for 16 and 32 level mapping.

32-PAM (5 Bits) 16-PAM (4 Bits) Y₄(m) Y₃(m) Y₂(m) Y₁(m) $Y_0(m)$ -31/32 -15/16 -29/32 -13/16 -27/32-11/16 -25/32 -9/16 -7/16 -23/32 -21/32 -5/16 -19/32 -3/16 -17/32 -1/16 -15/32 1/16 -13/323/16 -11/325/16 -9/32 7/16 -7/329/16 -5/32 11/16 -3/32 13/16 -1/32 15/16 1/32 3/32 5/32 7/32 9/32 11/32 13/32 15/32 17/32 19/32 21/32 23/32 25/32 27/32 29/32 31/32

Table E.2: Data mode bit-to-level mapping

2-PAM constellation mapping for Activation and Warm-Start

In activation mode (7.2.1) and during warm-start (annex D.2.1) 2-PAM signaling is used. In 9.1.5 the mapping of the 2-PAM levels is defined for the case of 16 TC-PAM transmission in data mode.

Table E.3 shows 2-PAM bit-to-level mapping for 16 and 32 level transmission. According to 7.2.1, the modulation format in activation mode shall be 2-PAM.

For 2-PAM, the output bits from the scrambler s(m) shall be mapped to an output level y(m) as follows:

Table E.3: Bit-to-level mapping

Data mode constellation	Scrambler output s(m)	Mapper output level y(m)	Data mode index
16 TC-PAM	0	-9/16	0011
	1	+9/16	1000
32 TC-PAM	0	-19/32	00110
	1	+19/32	10101

In the case of 16 UC-PAM data mode transmission, the levels, corresponding to the scrambler outputs 0 and 1, shall be identical to the levels in the 16 TC-PAM constellation (table E.3) corresponding to indexes 0011 and 1000, respectively.

In the case of 32 UC-PAM data mode transmission, the levels, corresponding to the scrambler outputs 0 and 1, shall be identical to the levels in the 32 UC-PAM constellation (table E.3) corresponding to indexes 00110 and 10101, respectively.

E.4 PSD Masks

For symmetric PSDs using 16 UC-PAM payload data rates greater than or equal to 2 320 kbit/s, and for symmetric PSDs using 32 UC-PAM payload data rates greater than or equal to 768 kbit/s, the measured transmit PSD of each TU shall not exceed the PSD masks specified in this section ($PSDMASK_{SDSL}(f)$), and the measured total power into 135 Ω shall fall within the range specified in this section ($P_{SDSL}\pm0.5$ dB).

The inband PSD for 0 < f < 2,0 MHz shall be measured with a 10 kHz resolution bandwidth.

NOTE: Large PSD variations over narrow frequency intervals (for example near the junction of the main lobe with the noise floor) might require a smaller resolution bandwidth (RBW) to be used. An appropriate way would be to choose RBW such that there is no more than 1 dB change in the signal PSD across the RBW.

For all values of framed data rate available in the LTU or NTU, the following set of PSD masks (PSDMASK_{SDSL}(f)) shall be selectable:

$$PSDMASK_{SDSL}(f) =$$

$$P_{1}(f) = 10^{\frac{-PBO}{10}} \times \frac{K_{SDSL}}{R_{s}} \times \frac{1}{f_{sym}} \times \frac{\left[sin\left(\frac{\pi f}{f_{sym}}\right)\right]^{2}}{\left(\frac{\pi f}{f_{sym}}\right)^{2}} \times \frac{1}{1 + \left(\frac{f}{f_{3dB}}\right)^{2 \times Order}} \times 10^{\frac{MaskOffsetdB(f)}{10}} [W/Hz] \qquad f < f_{int}$$

 $P_2(f) = -90 \text{ dBm/Hz}$ peak with maximum power in a [f, f +1 MHz] window of

 $f_{int} \le f \le 3,184 \,\text{MHz}$

 $[10*log_{10}(0{,}5683{\times}10^{-4}{\times}f^{-1,5}){+}90]\,dBm$

 $P_3(f) = -90 \text{ dBm/Hz peak with maximum power in a } [f, f+1 \text{ MHz}] \text{ window of } -50 \text{ dBm}$ 3,184 MHz < $f \le f_{\text{max}}$

where:

PBO = the Power Back-Off value in dB, as defined in clause E 5

 $\rm K_{\rm sdsl},\, f_{\rm sym},\, f_{\rm 3dB}$ and Order are defined in table E.4 and E.5

f = frequency in Hz

 $R_s = 135 \Omega$

$$MaskOffsetdB(f) = \begin{cases} 1 + 0.4 \times \frac{f_{3dB} - f}{f_{3dB}} & [dB], & f < f_{3dB} \\ 1 & [dB], & f \ge f_{3dB} \end{cases}$$

 f_{int} = lowest frequency above f_{3dB} where the expressions for $P_1(f)$ and $P_2(f)$ intersect

 $f_{max} = 11,040 \text{ MHz}$

Table E.4: Symmetric PSD parameters, 16 UC-PAM

Payload data rate, R	, SDSL		f _{sym}	f _{3dB}	P _{SDSL}
(kbit/s)			(Hz)	(Hz)	(dBm)
2 320 ≤ R ≤ 3 848	9,9	6	(R+8)/3	1,0xf _{svm} /2	14,5

Table E.5: Symmetric PSD parameters, 32 UC-PAM

Payload data rate, R (kbit/s)	, JUSE		f _{sym} (Hz)	f _{3dB} (Hz)	P _{SDSL} (dBm)	
768 ≤ R <2 688	7,86	6	(R+8)/4	1,0xf _{sym} /2	13,5	
2 688 ≤ R ≤ 5 696	9,9	6	(R+8)/4	1,0xf _{sym} /2	14,5	

For 0 dB power backoff, the measured transmit power into 135 Ω shall fall within the range $P_{SHDSL} \pm 0.5$ dB. For power backoff values other than 0 dB, the measured transmit power into 135 Ω shall fall within the range $P_{SHDSL} \pm 0.5$ dB minus the power backoff value in dB. The measured transmit PSD into 135 Ω shall remain below $PSDMASK_{SHDSL}(f)$. Figure E 1 shows the PSD masks with 0 dB power backoff for payload data rates of 3 848 kbit/s (16 UC-PAM) and 5 696 kbit/s (32 UC-PAM).




Figure E.1: PSD Masks for 0 dB Power Backoff

The equation for the nominal PSD measured at the terminals is:

NominalPSD_{SDSL} (f) =
$$\begin{cases} P_{1}(f) = 10^{\frac{-PBO}{10}} \times \frac{K_{SDSL}}{R_{s}} \times \frac{1}{f_{sym}} \times \frac{\left[\sin\left(\frac{\pi f}{f_{sym}}\right)\right]^{2}}{\left(\frac{\pi f}{f_{sym}}\right)^{2}} \times \frac{1}{1 + \left(\frac{f}{f_{3dB}}\right)^{2 \times Order}} \times \frac{f^{2}}{f^{2} + f_{c}^{2}} [W/Hz] \end{cases}$$
 $f < f_{int}$
$$P_{2}(f) = 0.5683 \times 10^{-4} \times f^{-1.5} [W/Hz]$$

$$f_{int} \le f \le 3.184 \, \text{MHz}$$

$$P_{3}(f) = -110 \, \text{dBm/Hz}$$

$$3.184 \, \text{MHz} < f \le f_{max}$$

where:

PBO = the Power Back-Off value in dB, as defined in clause E-5.

 $\rm K_{\rm sdsl},\,f_{\rm sym},\,f_{\rm 3dB}$ and Order are defined in table E.4 and E.5

f = frequency in Hz

 $R_s = 135 \Omega$

 $f_{\rm c}$ is the transformer cut-off frequency, assumed to be 5 kHz

 f_{int} = lowest frequency above f_{3dB} where the expressions for $P_1(f)$ and $P_2(f)$ intersect

 $f_{\text{max}} = 11,040 \text{ MHz}$

Figure E.2 shows the nominal transmit PSDs with 14.5 dBm power for payload data rates of 3 848 kbit/s (16 UC-PAM) and 5 696 kbit/s (32 UC-PAM) kbit/s.

NOTE: The nominal PSD is intended to be informative in nature; however, it is used for purposes of crosstalk calculations as representative of typical implementations.




Figure E.2: Nominal PSDs for 0 dB Power Backoff

E.5 Power Back-off

In order to reduce crosstalk to other xDSL transmission systems, modified power back-off shall be implemented at SDSL symbol rates greater than 770,67 ksymbols/s. The LTU selects the power back-off value that shall be applied on LTU and NTU side and transmits this values in the appropriate octets of the final Mode Select message in the PACC to the NTU. The NTU shall apply the power back-off value contained in the final Mode Select message received from the LTU.

PBO can be defined as a function of the measured EPL or SNR.

The definition of the EPL is identical to clause 9.2.6. The assignment of power back-off values in 4-wire/M-pair mode shall be as specified in clause 9.2.6.

If no network specific PBO has been communicated, the default power back-off shall be applied. The PBO shall not exceed the maximum power back-off value.

Table E.6: Default power back-off values

Estimated power loss/dB	Maximum power back-off/dB	Default Power back- off/dB for 16 UC- PAM	Default Power back- off/dB for 32 UC- PAM
EPL > 10	- 31	0	0
10 <= EPL < 9	- 31	1	0
9 <= EPL < 8	- 31	2	0
8 <= EPL < 7	- 31	3	1
7 <= EPL < 6	- 31	4	2
6 <= EPL < 5	- 31	5	3
5 <= EPL < 4	- 31	6	4
4 <= EPL < 3	- 31	7	5
3 <= EPL < 2	- 31	8	6
2 <= EPL < 1	- 31	9	7
1 <= EPL < 0	- 31	10	8

NOTE: The default power back-off algorithm was designed for networks operating under noise B,C or D conditions. For networks operating under noise A conditions, the default power back-off value be the greater of 0 dB or the value of table E.6 reduced by 4 dB for 16 UC-PAM and 6 dB for 32 UC-PAM.

E.6 Functional Characteristics

Functional characteristics such as return loss, Span Powering, Longitudinal Balance, and Longitudinal Output Voltage shall be as described in the main body of the present document.

E.7 Testloop length

The length of each testloop for e-SDSL transmission systems is specified in tables E.7 and E.8. The specified insertion loss Y for each testloop at the specified test frequency measured with a 135 Ω termination (*electrical* length) is mandatory. If implementation tolerances of one testloop result in its *electrical* length being out of specification, then its total *physical* length shall be scaled accordingly to adjust this error.

The test frequency f_T is chosen to be a typical mid-band frequency in the spectrum of the e-SDSL systems. The length is chosen to be a typical maximum value that can be supported correctly by the e-SDSL transceiver under test. This value is bitrate-dependent: the higher the payload bitrate, the lower is the insertion loss that can be supported in practice.

Table E.7: Values of the electrical length Y of the SDSL noise testloops, when testing e-SDSL at noise model A

Payload Bit rate	f _T [kHz]	L1 [m]	Y2 [dB]	L2 [m]	Y3 [dB]	L3 [m]	Y4 [dB]	L4 [m]
[kb/s]	[KI 12]		@f _T ,		@f _T ,		@f _T ,	
(TCPAM)			@135Ω		@135Ω		@135Ω	
3 072	250	< 3	12,3	1 027	12,1	1 303	11,3	1 230
(coded 16)								
3 848	300	< 3	9,9	773	9,8	964	9,2	919
(coded 16)								
768 (coded 32)	100	< 3	24,6	2 554	24,3	3 493	24,1	3 470
1 024	100	< 3	20,4	2 121	20,1	2 893	19,7	2 831
(coded 32)								
2 048	150	< 3	12,3	1 189	12,1	1 561	11,3	1 443
(coded 32)								
3 072	150	< 3	8,4	812	8,2	1 029	7,2	918
(coded 32)								
3 848	200	< 3	6,4	579	6,4	715	5,3	605
(coded 32)	2.70							
4 096	250	< 3	6,2	521	6,3	638	5	535
(coded 32)	• • • •							
5 120	300	< 3	4,3	340	4,3	403	3,6	336
(coded 32)	250					244		200
5 696	350	< 3	3,6	270	3,6	314	3,1	266
(coded 32								
Payload	f_		V5	15	V6	16	V7	17
Payload Bit rate	f _T		Y5 [dB]	L5 [m]	Y6	L6 [m]	Y7 [dB]	L7
Bit rate	f _T [kHz]		[dB]	L5 [m]	[dB]	L6 [m]	[dB]	L7 [m]
Bit rate [kb/s]			[dB] @f _T ,		[dB] @f _T ,		[dB] @f _T ,	
Bit rate [kb/s] (TCPAM)	[kHz]	@	[dB] ^{@f} T, :135 Ω	[m]	[dB] @f _T , @135Ω	[m]	[dB] ^{@f} T, @135Ω	[m]
Bit rate [kb/s] (TCPAM) 3 072		@	[dB] @f _T ,		[dB] @f _T ,		[dB] @f _T ,	
Bit rate [kb/s] (TCPAM) 3 072 (coded 16)	[kHz] 250	@	[dB] @f _T , :135 Ω 13,1	[m] 1 755	[dB] @f _T , @135 Ω 14,1	[m]	[dB] @f _T , @135 Ω 11,7	[m] 800
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848	[kHz]	@	[dB] ^{@f} T, :135 Ω	[m]	[dB] @f _T , @135Ω	[m]	[dB] ^{@f} T, @135Ω	[m]
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16)	[kHz] 250 300	@	[dB] @f _T , ±135 Ω 13,1	[m] 1 755 1 107	[dB] @f _T , @135 Ω 14,1 12,6	[m] 440 249	[dB] @f _T , @135 Ω 11,7	[m] 800 484
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848	[kHz] 250	@	[dB] @f _T , :135 Ω 13,1	[m] 1 755	[dB] @f _T , @135 Ω 14,1	[m]	[dB] @f _T , @135 Ω 11,7	[m] 800
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded	[kHz] 250 300	@	[dB] @f _T , ±135 Ω 13,1	[m] 1 755 1 107	[dB] @f _T , @135 Ω 14,1 12,6 27,6	[m] 440 249	[dB] @f _T , @135 Ω 11,7	[m] 800 484
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded 32)	250 300 100	@	[dB] @f _T , 135 Ω 13,1 11,4 25,4	[m] 1 755 1 107 7 470	[dB] @f _T , @135 Ω 14,1 12,6	[m] 440 249 1 655	[dB] @f _T , @135 Ω 11,7 10,1 25,2	[m] 800 484 2 886
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded 32) 1 024	250 300 100	@	[dB] @f _T , 135 Ω 13,1 11,4 25,4	[m] 1 755 1 107 7 470	[dB] @f _T , @135 Ω 14,1 12,6 27,6 23,7	[m] 440 249 1 655	[dB] @f _T , @135 Ω 11,7 10,1 25,2 20,9	[m] 800 484 2 886
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded 32) 1 024 (coded 32)	250 300 100	@	[dB] @f _T , 135 Ω 13,1 11,4 25,4 20,6	[m] 1 755 1 107 7 470 5 910	[dB] @f _T , @135 Ω 14,1 12,6 27,6	[m] 440 249 1 655 1 222	[dB] @f _T , @135 Ω 11,7 10,1 25,2	[m] 800 484 2 886 2 314
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded 32) 1 024 (coded 32) 2 048 (coded 32) 3 072	250 300 100	@	[dB] @f _T , 135 Ω 13,1 11,4 25,4 20,6	[m] 1 755 1 107 7 470 5 910	[dB] @f _T , @135 Ω 14,1 12,6 27,6 23,7	[m] 440 249 1 655 1 222	[dB] @f _T , @135 Ω 11,7 10,1 25,2 20,9	[m] 800 484 2 886 2 314
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded 32) 1 024 (coded 32) 2 048 (coded 32)	250 300 100 100	@	[dB] @f _T , 135 Ω 13,1 11,4 25,4 20,6 12	[m] 1 755 1 107 7 470 5 910 2 465	[dB] @f _T , @135 Ω 14,1 12,6 27,6 23,7 10,8	[m] 440 249 1 655 1 222 510	[dB] @f _T , @135 Ω 11,7 10,1 25,2 20,9 12,2	[m] 800 484 2 886 2 314 1 106
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded 32) 1 024 (coded 32) 2 048 (coded 32) 3 072	250 300 100 100	@	[dB] @f _T , 135 Ω 13,1 11,4 25,4 20,6 12	[m] 1 755 1 107 7 470 5 910 2 465	[dB] @f _T , @135 Ω 14,1 12,6 27,6 23,7 10,8	[m] 440 249 1 655 1 222 510	[dB] @f _T , @135 Ω 11,7 10,1 25,2 20,9 12,2	[m] 800 484 2 886 2 314 1 106
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded 32) 1 024 (coded 32) 2 048 (coded 32) 3 072 (coded 32) 3 848 (coded 32)	250 300 100 100 150 200	@	[dB] @f _T , ±135 Ω 13,1 11,4 25,4 20,6 12 7,6 7,5	[m] 1 755 1 107 7 470 5 910 2 465 1 216	[dB] @f _T , @135 Ω 14,1 12,6 27,6 23,7 10,8 7,6	[m] 440 249 1 655 1 222 510 213 N/A	[dB] @f _T , @135 Ω 11,7 10,1 25,2 20,9 12,2 7,8	[m] 800 484 2 886 2 314 1 106 624 389
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded 32) 1 024 (coded 32) 2 048 (coded 32) 3 072 (coded 32) 3 848 (coded 32) 4 096	250 300 100 100 150	@	[dB] @f _T , ±135 Ω 13,1 11,4 25,4 20,6 12 7,6	[m] 1 755 1 107 7 470 5 910 2 465 1 216	[dB] @f _T , @135 Ω 14,1 12,6 27,6 23,7 10,8 7,6	[m] 440 249 1 655 1 222 510 213	[dB] @f _T , @135 Ω 11,7 10,1 25,2 20,9 12,2 7,8	[m] 800 484 2 886 2 314 1 106 624
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded 32) 1 024 (coded 32) 2 048 (coded 32) 3 072 (coded 32) 3 848 (coded 32)	250 300 100 100 150 200	@	[dB] @f _T , ±135 Ω 13,1 11,4 25,4 20,6 12 7,6 7,5	[m] 1 755 1 107 7 470 5 910 2 465 1 216 605	[dB] @f _T , @135 Ω 14,1 12,6 27,6 23,7 10,8 7,6	[m] 440 249 1 655 1 222 510 213 N/A N/A	[dB] @f _T , @135 Ω 11,7 10,1 25,2 20,9 12,2 7,8 5,9	[m] 800 484 2 886 2 314 1 106 624 389 N/A
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded 32) 1 024 (coded 32) 2 048 (coded 32) 3 072 (coded 32) 3 848 (coded 32) 4 096 (coded 32) 5 120	250 300 100 100 150 200	@	[dB] @f _T , ±135 Ω 13,1 11,4 25,4 20,6 12 7,6 7,5	[m] 1 755 1 107 7 470 5 910 2 465 1 216 605	[dB] @f _T , @135 Ω 14,1 12,6 27,6 23,7 10,8 7,6	[m] 440 249 1 655 1 222 510 213 N/A	[dB] @f _T , @135 Ω 11,7 10,1 25,2 20,9 12,2 7,8 5,9	[m] 800 484 2 886 2 314 1 106 624 389
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded 32) 1 024 (coded 32) 2 048 (coded 32) 3 072 (coded 32) 3 848 (coded 32) 4 096 (coded 32)	250 300 100 150 150 200 250 300	@	[dB] @ f _T , ±135 Ω 13,1 11,4 25,4 20,6 12 7,6 7,5 8,2	[m] 1 755 1 107 7 470 5 910 2 465 1 216 605 478 N/A	[dB] @f _T , @135 Ω 14,1 12,6 27,6 23,7 10,8 7,6	[m] 440 249 1 655 1 222 510 213 N/A N/A N/A	[dB] @f _T , @135 Ω 11,7 10,1 25,2 20,9 12,2 7,8 5,9	[m] 800 484 2 886 2 314 1 106 624 389 N/A N/A
Bit rate [kb/s] (TCPAM) 3 072 (coded 16) 3 848 (coded 16) 768 (coded 32) 1 024 (coded 32) 2 048 (coded 32) 3 072 (coded 32) 3 848 (coded 32) 4 096 (coded 32) 5 120	250 300 100 100 150 200 250	@	[dB] @ f _T , ±135 Ω 13,1 11,4 25,4 20,6 12 7,6 7,5 8,2	[m] 1 755 1 107 7 470 5 910 2 465 1 216 605 478	[dB] @f _T , @135 Ω 14,1 12,6 27,6 23,7 10,8 7,6	[m] 440 249 1 655 1 222 510 213 N/A N/A	[dB] @f _T , @135 Ω 11,7 10,1 25,2 20,9 12,2 7,8 5,9	[m] 800 484 2 886 2 314 1 106 624 389 N/A

Table E.8: Values of the electrical length Y of the SDSL noise testloops, when testing e-SDSL at noise model B, C or D

Payload Bit rate [kb/s] (TCPAM)	f _T [kHz]	L1 Y2 [m] [dB] @f _T , @135Ω		L2 [m]	Υ3 [dB] @f _T , @135Ω	L3 [m]	Y4 [dB] @f _T , @135Ω	L4 [m]
3 072	250	< 3						
(coded 16)			18,7	1 561	18,8	2 006	17,8	1 916
3 848 (coded 16)	300	< 3	16,5	1 286	16,5	1 630	15,8	1 573
768 (coded 32)	100	< 3	31	3 209	30,7	4 407	30,2	4 322
1 024 (coded 32)	100	< 3	26,5	2 751	26,3	3 772	25,9	3 715
2 048 (coded 32)	150	< 3	18,8	1 810	18,6	2 412	18	2 342
3 072 (coded 32)	150	< 3	14,4	1 390	14	1 801	13	1 684
3 848 (coded 32)	200	< 3	12,4	1 112	12,2	1 416	11	1 297
4 096 (coded 32)	250	< 3	12,5	1 039	12,2	1 317	11,1	1 206
5 120 (coded 32)	300	< 3	10,3	808	10,2	1 008	9,3	933
5 696 (coded 32)	350	< 3	9,7	713	9,6	883	8,7	817
Payload Bit rate [kb/s] (TCPAM)	f _T [kHz]	I (Y5 [dB] ^{@f} T, 135 Ω	L5 [m]	Y6 [dB] @f _T , @135Ω	L6 [m]	Υ7 [dB] @ ^f T, @135 Ω	L7 [m]
3 072 (coded 16)	250		19,2	3 203	20,6	972	18,4	1 442
3 848 (coded 16)	300	1	17,3	2 441	18,7	748	16,8	1 072
768 (coded 32)	100		32	9 630	33,2	2 312	31,6	3 711
1 024 (coded 32)	100	2	26,9	7 960	29,2	1 849	27	3 115
2 048 (coded 32)	150	1	18,9	4 354	17	1 114	18,9	1 890
3 072 (coded 32)	150	1	13,5	2 807	13,4	742	14,1	1 297
3 848 (coded 32)	200	1	12,1		10,3	507	11,3	914
4 096 (coded 32)	250	1	13,1	1 776	14,3	451	11,9	814
5 120 (coded 32)	300	1	11,3	1 186	13,2	281	11,3	534
5 696	350	-	11,2	953	7,9	182	9,7	419

NOTE: Some test performance reach numbers are currently not available (N/A) because the distances are small (fixed cable segments of 200 m in loop #5 and 350 m in loop #7) and more investigation on the implementation loss of the modem and the noise seen by the modem is required.

E.8 Test procedure

For further study.

Annex F (informative): Signal regenerator startup description

This annex describes the startup sequence used on spans employing regenerators. The sequence applies to spans with an arbitrary number of regenerators (up to 8), but for simplicity, the description here assumes a two-regenerator link. The use of line probing is optional, but its use is assumed for the purpose of this description.

The basic premise is that capability lists and line probe results propagate from the NTU toward the LTU and that the SDSL training begins at the LTU and propagates in the direction toward the NTU. The Regenerator Silent Period (RSP) bit in ITU-T Recommendation G.994.1 [15] is used to hold off segments while the startup process propagates across the span.

The block diagram in figure F.1 shows a typical SDSL span with two regenerators as a reference for the startup sequences described below.




Figure F.1: Block diagram of a SDSL span with two signal regenerators

F.1 NTU initiated startup

In most typical SDSL installations, the NTU can be expected to initiate the startup process.

The proposed SDSL startup process for NTU initiation when line probe is enabled is described in the text below and shown graphically in table F.1. In this mode, the NTU triggers the startup process by initiating a G.994.1 session with the regenerator closest to it (over segment TR2). The NTU and the REG_2 -C then exchange capabilities. Because the target margins have not been passed from the LTU to the NTU and therefore line probe has not yet been performed, the REG_2 -C issues an MS with the RSP bit set to hold off the NTU while the startup process propagates across the span. In this Appendix, the term "target margin" refers to both the current- condition target margin and the worst- case target margin as described in clauses 9.2.7 and B.1. The G.994.1 session terminates normally, and the NTU begins its waiting period.

Next, the REG_2 -C conveys the capabilities from Segment TR2 to the REG_2 -R across the regenerator's internal interface. The REG_2 -R then initiates a G.994.1 session with the REG_1 -C and performs the same capabilities exchange described above for the first segment. The capabilities expressed by the REG_2 -R are the intersection of its own capabilities with the capabilities it has received for Segment TR2. The units still do not have sufficient information to begin SDSL activation, so, again, the REG_1 -C issues an MS with the RSP bit set. The G.994.1 session terminates normally, and the REG_2 -R begins its waiting period.

As before, the REG_1 -C then conveys the capabilities from Segment RR1 (intersected with capabilities from Segment TR2) to the REG_1 -R across the regenerator's internal interface. The SRU_1 -R initiates a G.994.1 session with the LTU and performs a capabilities exchange. The units still do not have sufficient information to begin SDSL activation, but the REG_1 -R now has the target margins from the LTU, so the REG_1 -R issues an MS with the RSP bit set. The G.994.1 session terminates normally, and the LTU begins its waiting period.

At this point, the LTU knows the NTU has initiated a startup, but the target margins have not been passed all the way from the LTU to the NTU and therefore the line probe has not yet been performed on any segment. The REG₁-R communicates the LTU target margins and other parameters to the REG₁-C across the regenerator's internal interface. At this point, the REG₁-C initiates a G.994.1 session with the REG₂-R over Segment RR1 and then exchanges capabilities, using the target margins passed from the LTU and setting the "CO target margin" capability bit set to a one. The REG₂-R issues an MS with the RSP bit set. The G.994.1 session terminates normally, and the REG₁-C begins its waiting period. The REG₂-R communicates the LTU target margins and other parameters to the REG₂-C across the regenerator's internal interface. At this point, the REG₂-C initiates a G.994.1 session with the NTU over Segment TR2. The NTU and the REG₂-C then exchange capabilities, using the target margins passed from the LTU and setting the "CO target margin" capability bit set to a one, and optionally perform a line probe and a second capabilities exchange. The units do not have enough information to begin SDSL activation at this point, so the REG₂-C issues an MS with the RSP bit set to hold off the NTU while the startup process propagates across the span. The G.994.1 session terminates normally, and the NTU begins its waiting period.

Next, the REG_2 -C conveys the capabilities from Segment TR2 to the REG_2 -R across the regenerator's internal interface. The REG_2 -R then initiates a G.994.1 session with the REG_1 -C and performs the same capabilities exchange and line probing sequence described above for the first segment. The capabilities expressed by the REG_2 -R are the intersection of its own capabilities with the capabilities it has received for Segment TR2. The units still do not have sufficient information to begin SDSL activation, so, again, the REG_1 -R issues an MS with the RSP bit set. The G.994.1 session terminates normally, and the REG_2 -R begins its waiting period.

As before, the REG_1 -C then conveys the capabilities from segment RR1 (including the information from segment TR2) to the REG_1 -R across the regenerator's internal interface. The REG_1 -R initiates a G.994.1 session with the LTU and performs a capabilities exchange. Optionally, a line probe and a second capabilities exchange may be used. As before, the capabilities expressed by the REG_1 -R are the intersection of its own capabilities with the capabilities it has received for segments RR1 and TR2. At this point, the LTU possesses all of the required information to select the span's operational parameters. The data rate and other parameters are selected, just as in a normal (non-regenerator) preactivation sequence and then the SDSL activation begins for segment TR1.

When the LTU/REG $_1$ -R link (over segment TR1) has completed the SDSL activation sequence (or the G.994.1 session, if clock mode 1 is selected), the REG $_1$ -R communicates the selected operational parameters to the REG $_1$ -C across the regenerator's internal interface. At this point, the REG $_1$ -C initiates a G.994.1 session with the REG $_2$ -R over segment RR1. Parameters are selected - there should be no need for another CLR-CL exchange at this point - and the units perform the normal SDSL activation. If clock mode 1 is selected (classic plesiochronous) there is no need to lock symbol timing to a network clock reference. In this case, the REG $_1$ -C/REG $_2$ -R G.994.1 session and activation should begin as soon as the LTU/REG $_1$ -R G.994.1 sessions completes. In clock modes 2, 3a, and 3b, such a network or data clock reference is necessary for establishing symbol timing. In these modes, the REG $_1$ -C will delay the initiation of its G.994.1 session until the LTU/REG $_1$ -R activation is complete. In this way, the required reference clock will be available for symbol timing on the REG $_1$ -C/REG $_2$ -R segment.

When the REG₁-C/REG₂-R link (over segment RR1) has completed the SDSL activation sequence (or the G.994.1 session, if clock mode 1 is selected), the REG₂-R communicates the selected operational parameters to the REG₂-C across the regenerator's internal interface. The REG₂-C initiates a G.994.1 session with the NTU over Segment TR2. Parameters are selected and the units perform the normal SDSL activation. When this activation sequence is complete, the span can become fully operational.

If line probe is disabled, then there is no reason to pass the target margins from the LTU to the NTU and only the second wave of G.994.1 transactions need to occur. Table F.2 shows the typical transactions for the case where the line probe is disabled and the NTU initiates the startup.

Table F.1: NTU initiated startup sequence (line probe enabled)

Segment TR2	Segment RR1	Segment TR1
(NTU / REG2-C)	(REG2-R / REG1-C)	(REG1-R / LTU)
G.994.1 Start →		
Capabilities exchange		
(default target margins)		
← MS (RSP)		
	G.994.1 Start →	
	Capabilities exchange	
	(default target margins)	
	← MS (RSP)	
		G.994.1 Start →
		Capabilities exchange
		(CO target margins)
		$MS (RSP) \rightarrow$
	← G.994.1 Start	
	Capabilities Exchange	
	(CO target margins)	
	$MS (RSP) \rightarrow$	
← G.994.1 Start		
Capabilities Exchange		
(CO target margins)		
Line Probe		
Capabilities Exchange		
← MS (RSP)		
	G.994.1 Start →	
	Capabilities Exchange	
	Line Probe	
	Capabilities Exchange	
	← MS (RSP)	
		G.994.1 Start →
		Capabilities exchange
		Line Probe
		Capabilities Exchange
		Mode Selection
		SDSL activation
	← G.994.1 Start	
	Mode Selection	
	SDSL activation	
← G.994.1 Start		
Mode Selection		
SDSL activation		

Table F.2: NTU initiated startup sequence (line probe disabled)

Segment TR2 (NTU / REG ₂ -C)	Segment RR1 (REG ₂ -R / REG ₁ -C)	Segment TR1 (REG ₁ -R / LTU)
G.994.1 Start →		
Capabilities exchange		
← MS (RSP)		
· ····································	G.994.1 Start →	
	Capabilities exchange	
	MC (DCD)	
	← MS (RSP)	C 004.4 Stort
		G.994.1 Start →
		Capabilities exchange
		Mada Calastian
		Mode Selection SDSL activation
	← G.994.1 Start	OD OL GOLVANOTI
	Mode Selection	
	SDSL activation	
← G.994.1 Start		
Mode Selection		
SDSL activation		

F.2 LTU initiated startup

In some cases, it may be desirable for the LTU to initiate the startup process. The proposed SDSL startup process for LTU initiation is described in the text below and shown graphically in table F.3.

In this mode, the LTU triggers the startup process by initiating a G.994.1 session with the regenerator closest to it (over segment TR1) and exchanges capabilities (including the target margins from the STU-C). In this annex, the term "target margin" refers to both the current- condition target margin and the worst- case target margin as described in clauses 9.2.7 and B.1. The REG_2 -C issues an MS with the RSP bit set to hold off the LTU while the startup process propagates across the span. The G.994.1 session terminates normally, and the LTU begins its wait period. Next, the REG_1 -C initiates a G.994.1 session with the REG_2 -R, exchanges capabilities (including the target margins from the LTU), and again is terminated following an MS from the REG_2 -R with the RSP bit set.

The REG_2 -C next initiates a G.994.1 session with the NTU. From this point on, the start sequence is as described in clause E.1 for the NTU initiated startup.

Table F.3: LTU initiated startup sequence

Segment TR2 (NTU / REG2-C)	Segment RR1 (REG2-R / REG1-C)	Segment TR1 (REG1-R / LTU)
		← G.994.1 Start
		Capabilities Exchange
		(CO target margins)
		$MS (RSP) \rightarrow$
	← G.994.1 Start	
	Capabilities Exchange (CO target margins)	
	MS (RSP) →	
	INIS (RSP) →	
← G.994.1 Start		<u> </u>
Capabilities exchange		
(CO target margins) Line probe		
Capabilities exchange		
← MS (RSP)		
(KOI)	G.994.1 Start →	
	Capabilities exchange	
	Line probe	
	Capabilities exchange	
	← MS (RSP)	
		G.994.1 Start →
		Capabilities exchange
		Line probe
		Capabilities exchange
		Mode Selection
		SDSL activation
	← G.994.1 Start	OD OL GOLIVATION
	Mode Selection	
	SDSL activation	
← G.994.1 Start		
Mode Selection		
SDSL activation		

F.3 REG initiated startup

In some limited applications (including some maintenance and retrain scenarios), it may be desirable for a regenerator to initiate the start sequence. In this mode, the REG will initiate the train in the downstream direction - i.e. toward the NTU in the same manner that it would have for the corresponding segment of the LTU Startup Procedure (as described in clause E.2). The NTU will then initiate the capabilities exchange and line probing procedure toward the LTU, as in a normal LTU initiated startup. The startup sequence begins with the initiating REG-C and propagating toward the NTU.

F.4 Collisions and retrains

Collisions (equivalent to "glare" conditions in voice applications) can occur in cases where both the LTU and the NTU attempt to initiate connections simultaneously. Using the process described above, these collisions are resolved by specifying that R-to-C capabilities exchanges and probes will always take precedence over C-to-R train requests. G.994.1 sessions inherently resolve collisions on individual segments.

In G.994.1, the RSP timeout is specified as approximately 1 minute. For spans with no more than one regenerator, this is ideal. For multi-regenerator spans, however, a TU may time out and initiate a new G.994.1 session before the REG is prepared to begin the next phase of the train. In such cases, the REG should respond to the G.994.1 initiation and issue an MS message with the RSP bit set to hold off the TU once again. For its part, the REG should implement an internal timer and should not consider a startup to have failed until that timer has expired. The timer should be started when the REG receives a RSP bit in an MS message and should not expire for at least 4 minutes.

If any segment must retrain due to line conditions or other causes, each segment of the span shall be deactivated and the full startup procedure shall be re-initiated.

F.5 Diagnostic mode activation

If a segment fails, the startup procedure will also fail for the entire span. This would normally be characterized at the TU by being told to enter a silent interval via the RSP bit and never receiving another G.994.1 request. Without some diagnostic information, the service provider would have no easy way to test the integrity of the various segments.

This concern is resolved by the use of the "Diagnostic Mode" in G.994.1 to trigger a diagnostic training mode. This bit, when set, causes an REG connected to a failed segment to act as a TU and allow the startup procedure to finish. In this way, all of the segments before the failed segment may be tested using loopbacks and EOC-initiated tests. This would allow network operators to quickly isolate the segment where the failure has occurred.

Annex G (informative): Typical characteristics of cables

The primary cable parameters $Z_s = R_s + j\omega \cdot L_s$ and $Y_p = 0 + j\omega \cdot C_p$ per unit length are specified for various frequencies in tables G.1 and G.2. They are based on existing RLCG tables specified in the HDSL specification [1], and extended up to 2 MHz. The values of the RLC parameters for other frequencies can be found by using a "cubic spline interpolation".

Table G.1: Line constants for the cable sections in the SDSL testloops

	S	DSL.PE0	4	SDSL.PE05		SDSL.PE06			SDSL.PE08			
freq [Hz] × 10 ⁺³	Rs [Ω/m] × 10 ⁻³	Ls [H/m] × 10 ⁻⁹	Cp [F/m] × 10 ⁻¹²	Rs [Ω/m] × 10 ⁻³	Ls [H/m] × 10 ⁻⁹	Cp [F/m] × 10 ⁻¹²	Rs [Ω/m] × 10 ⁻³	Ls [H/m] × 10 ⁻⁹	Cp [F/m] × 10 ⁻¹²	Rs [Ω/m] × 10 ⁻³	Ls [H/m] × 10 ⁻⁹	Cp [F/m] × 10 ⁻¹²
0	268	680	45,5	172	680	25	119	700	56	67	700	37,8
10	268	678	45,5	172	678	25	120	695	56	70,0	700	37,8
20	269	675	45,5	173	675	25	121	693	56	72,5	687	37,8
40	271	669	45,5	175	667	25	125	680	56	75,0	665	37,8
100	282	650	45,5	190	646	25	146	655	56	91,7	628	37,8
150	295	642	45,5	207	637	25	167	641	56	105	609	37,8
200	312	635	45,5	227	629	25	189	633	56	117	595	37,8
400	390	619	45,5	302	603	25	260	601	56	159	568	37,8
500	425	608	45,5	334	592	25	288	590	56	177,5	560	37,8
700	493	593	45,5	392	577	25	340	576	56	209	553	37,8
1 000	582	582	45,5	466	572	25	405	570	56	250	547	37,8
2 000	816	571	45,5	655	565	25	571	560	56	353	540	37,8

Table G.2: Line constants for the cable sections in the SDSL testloops

	SDS	SL.PVC0	32	SD	SL.PVC	04	SDS	SL.PVC)63
freq [Hz] × 10 ⁺³	Rs [Ω/m] × 10 ⁻³	Ls [H/m] × 10 ⁻⁹	Cp [F/m] × 10 ⁻¹²	Rs [Ω/m] × 10 ⁻³	Ls [H/m] × 10 ⁻⁹	Cp [F/m] × 10 ⁻¹²	Rs [Ω/m] × 10 ⁻³	Ls [H/m] × 10 ⁻⁹	Cp [F/m] × 10 ⁻¹²
0	419	650	120	268	650	120	108	635	120
10	419	650	120	268	650	120	108	635	120
20	419	650	120	268	650	120	108	635	120
40	419	650	120	268	650	120	111	630	120
100	427	647	120	281	635	120	141	604	120
150	453	635	120	295	627	120	173	584	120
200	493	621	120	311	619	120	207	560	120
400	679	577	120	391	592	120	319	492	120
500	750	560	120	426	579	120	361	469	120
700	877	546	120	494	566	120	427	450	120
1 000	1 041	545	120	584	559	120	510	442	120
2 000	1 463	540	120	817	550	120	720	434	120

Annex H (informative):

Transmission and reflection of cable sections

H.1 Definition of transfer function and insertion loss

Transfer function and insertion loss are quantities that are related to the values of the (complex) source and load impedance. Within the context of the present document, a simplified definition is used in which source and load are the same and equal to a real value R_V . The transfer function and insertion loss associated with a two-port network, normalized to a chosen reference resistance R_V are defined as the following voltage ratios (see figures H.1 and H.2):

Transfer Function =
$$\frac{U_2}{U_1}$$

Insertion Loss =
$$\frac{U_1}{U_2}$$




Figure H.1: Voltage across the load




Figure H.2: Voltage across the load with a two-port network inserted

These quantities are directly related to the scattering parameters associated with the two-port network as defined in clause G.2:

Transfer Function (TF) = s_{21} Magnitude of TF (in dB) = $20 \log_{10}(|s_{21}|)$

Insertion Loss (IL) = $1/s_{21}$ Magnitude of IL (in dB) = $-20 \log_{10}(|s_{21}|)$

H.2 Derivation of s-parameters from primary cable parameters

The testloops are defined by one or a cascade of cable sections. The characteristics of each section are specified by means of primary cable parameters $\{Z_s, Y_p\}$ per unit length (L_0) . This clause gives the equations to evaluate the relevant characteristics of cable sections (s-parameters) from the primary parameters and to handle cascade of cable sections.

Insertion loss and return loss of a cable section, for SDSL, can be calculated from the primary parameters $\{Z_s, Y_p\}$ per unit length (L_0) by evaluating the two-port s-parameters, normalized to $\mathbf{R}_{\mathbf{V}} = 135 \ \Omega$.

$$S = \begin{bmatrix} s_{11} & s_{12} \\ s_{21} & s_{22} \end{bmatrix} = \frac{1}{(Z_0 / R_v + R_v / Z_0) \cdot \tanh(\gamma_x) + 2} \times \begin{bmatrix} (Z_0 / R_v - R_v / Z_0) \cdot \tanh(\gamma_x) & 2/\cosh(\gamma_x) \\ 2/\cosh(\gamma_x) & (Z_0 / R_v - R_v / Z_0) \cdot \tanh(\gamma_x) \end{bmatrix}$$

Insertion Loss: 1/s₂₁

Return Loss: 1/s₁₁

The s-parameters of two cable sections (a and b) in cascade, S_{ab} , can be calculated from the s-parameters S_a and S_b as described below:

$$\mathbf{S_{ab}} = \begin{bmatrix} s_{11} & s_{12} \\ s_{21} & s_{22} \end{bmatrix} = \frac{1}{1 - s_{22a} \cdot s_{11b}} \cdot \begin{bmatrix} s_{11a} - \Delta_{sa} \cdot s_{11b} & s_{12b} \cdot s_{12a} \\ s_{21a} \cdot s_{21b} & s_{22b} - \Delta_{sb} \cdot s_{22a} \end{bmatrix}$$

$$\Delta_{si} = \mathbf{s}_{11i} \cdot \mathbf{s}_{22i} - \mathbf{s}_{12i} \cdot \mathbf{s}_{21i}$$

Annex I (informative):

Guideline for the narrowband interfaces implementation in the SDSL NTU

This annex provides information needed for the implementation of power efficient narrowband interfaces (at the SDSL NTU) when lifeline service has to be guaranteed.

Narrowband interfaces and conditions that were taken into account are:

- ISDN user-network interface (S-interface);
- Analogue interface (PSTN) in the following conditions:
 - "On Hook" with ringing applied;
 - "On Hook" with no transmission and normal battery applied;
 - "Off Hook", normal talk state;
 - "On Hook", with FSK/DTMF data transfer;
 - "Power denial".

The PSTN interface has been identified as the highest power consuming interface and, in particular, the operational state "Off Hook", normal talk state.

Table I.1 provides a guideline to the implementation of voice-band analogue interfaces (a/b interfaces) offered to the final user by means of adapter devices terminating various types of digital networks such as xDSL or ISDN. Particular attention is given to the power budget implied by the individual requirements.

The information was derived from EG 201 185 [12], (see bibliography) and experience gained in the use of intelligent ISDN Network Terminations widely used for the ISDN network (NTs providing analogue terminal adapter interfaces to the user). The tables allow a comparison between those two ETSI documents in order to facilitate the harmonization of the network side of the analogue voice band switched interface (PSTN). The suggested values are very close to EG 201 185 [12], however they add important information on parameters affecting the power consumption (vital for the lifeline service) that are lacking in those documents.

Table I.1: Implementation guideline of voice-band analogue interfaces

General				
	EG 201 185 [12] (V1.1.1)	ES 201 970 (V1.1.1)	Suggested values	notes
applicability (loop length)	≤ 100 Ω	≤ 750 Ω	≤ 100 Ω	
mechanical aspects	RJ-11 (3 and 4)	RJ-11 (3 and 4)	RJ-11	
Signalling				
on-hook voltage (min, max)	38 V to 78 V @100 kΩ	38 V to 78 V @ 100 MΩ/LF	38 V to 78 V @ 1 mA	1
on-hook voltage @ 2,5 mA	≥ 32 V	≥ 32 V	≥ 32 V	2
off-hook resistance (d.c.)	n.a.	n.a.	≤ 800 Ω	3
non-seizure current	I _{loop} < 3 mA	I _{loop} < 3 mA	I _{loop} < 4 mA	
seize current	I _{loop} ≥ 6 mA	I _{loop} ≥ 10 mA	I _{loop} > 6 mA	4
seize surely recognized	150 ms	150 ms	≥ 250 ms	
seize surely not recognized	≤ 25 ms	≤ 25 ms	≤ 50 ms	
loop current (min-max)	≥ 18 mA	18 mA to 70 mA	≥ 18 mA @ 800 Ω ≥ 25 mA @ 400 Ω	
loop current (recommended)	32 mA ± 7 mA	25 mA to 40 mA	See line above	
clear signal threshold	≤ 1 mA	≤ (seize curr0.5 mA)	≤ 6 mA	
clear signal not recognized	≤ 350 ms	≤ 250 ms	≤ 150 ms	

clear signal recognized	≥ 500 ms	≥ 500 ms	≥ 200 ms	
clear signal from the	2 300 1113	2 000 ms	2 200 ms	
network	release tone	release tone	release tone	5
	EG 201 185 [12] (V1.1.1)	1.1)	Suggested values	notes
Signalling		,		
DTMF recognition level	-5 dBV to -15 dBV	-5 dBV to -15 dBV	-5 dBV to -15 dBV	
DTMF max twist	4 dB	6 dB	4 dB	
DTMF frequency error	± (1,5 % + 2 Hz)	± (1,5 % + 2 Hz)	± (1,5 % + 2 Hz)	
DTMF min duration	40 ms	40 ms	40 ms	
DTMF min pause	40 ms	40 ms	40 ms	
Ringing voltage (required)	≥ 35 V _{rms} @ 4 kΩ (a.c.)	\geq 35 V _{rms} @ 400 k Ω //LF	\geq 40 V _{ms} (2 K Ω , $\phi \geq$ 60°)	6
Ringing frequency	25 Hz (or 50 Hz) ± 2 Hz	25 Hz (or 50 Hz) ± 2 Hz	25 Hz (or 50 Hz) ± 2 Hz	
Distortion	≤ 5 %, symmetric	≤ 5 %, symmetric	10 %, symmetric	
Max ringing current	n.a.	n.a.	80 mA	
Superimposed d.c.	38 V to 78 V (optional)	38 V to 78 V (optional)	38 V to 78 V	7
Ring Trip threshold	dc seize condition or ≤ 700 Ω (@ 25 Hz or 50 Hz)	dc seize condition or	dc seize	
Ring Trip Delay	≤ 100 ms	≤ 200 ms	≤ 200 ms	
Tone level	-18 dBV ± 6 dB	-18 dBV ± 6 dB	-18 dBV ± 6 dB	
Signal quality	10 dbv ± 0 db	10 dBV ± 0 dB	10 dbv ± 0 db	
Impedance	270 Ω + (750 Ω//150 nF)	270 Ω + (750 Ω//150 nF)	270 Ω + (750 Ω//150 nF)	
impedance	200 Hz to 500 Hz: 14-18 dB	200 Hz to 300 Hz: > 8 dB 300 Hz to 500 Hz: 8 dB to 10 dB	200 Hz to 500 Hz:14 dB	
return loss	500 Hz to 2 500 Hz: > 18 dB 2 000 Hz to 3 800 Hz: 18 dB to 14 dB	500 Hz to 1 250 Hz: 10 dB to14 dB 1 250 Hz to 3 400 Hz: >14 dB 3 400 Hz to 3 800 Hz: 14 dB to 12 dB	to18 dB 500 Hz to 2 500 Hz: >18 dB 2 000 Hz to 3 800 Hz: 18 dB to14 dB	8
balance to earth	200 Hz to 3 800 Hz: > 46 dB	50 Hz: >40 dB 200 Hz to 600 Hz: >40 dB 600 Hz to 3 800 Hz: >46 dB	50 Hz: > 20 dB 200 Hz to 600 Hz: > 40 dB 600 Hz to 3 800 Hz: >46 dB	
input relative level	+4 dBr ± 1 dB	+4 dBr ± 2 dB	+4 dBr ± 1 dB	9
output relative level	-11 dBr ± 1 dB	-11 dBr ± 2 dB	-11 dBr ± 1 dB	
Frequency Response	300 Hz: -0,3 to +1,0 dB 400 Hz: -0,3 to +0,75 dB 0,6 ÷ 2 kHz: -0,3 dB to +0,75 dB 2,4 kHz: -0,3 dB to +0,45 dB 3 kHz: -0,3 dB to +0,7 dB 3,4 kHz: -0,3 dB to +1,7 dB	as per	as per ITU-T Recommendation Q. 552	
loss vs. signal level	see table 4	as per ITU-T Recommendation Q.552	as per ITU-T Recommendation Q. 552	
input levels	3,14 dB over nominal level	1,8 V _{rms} (+5,7 dBm)	3,14 dB over nominal level	
receive noise	≤ -67 dBVp	as per Q.552	-64 dBm0p	
transmit noise	≤ -64 dBm0p	as per Q.552	-64 dBm0p	
absolute delay	≤ 2 ms	n.a.	≤ 1,5 ms	
relative delay (relative to the minimum)	500 Hz to 600 Hz: ≤ 1,8 ms 600 Hz to 1 000 Hz: ≤ 0,9 ms 1 000 Hz to 2 600 Hz:	n.a.	500 Hz to 600 Hz: ≤ 0,9 ms 600 Hz to 1 000 Hz: ≤ 0,45 ms 1 000 Hz to 2 600 Hz:	
,	≤ 0,3 ms 2 600 Hz to 2 800 Hz: ≤ 1,5 ms		≤ 0,15 ms 2 600 Hz to 2 800 Hz: ≤ 0,75 ms	
Optional features				
Pulse dialling rate	8 to 12 pulse/s	8 to 12 pulse/s	8 to 12 pulse/s	
break/pulse ratio	50 % to 75 %	50 % to 75 %	50 % to 75 %	
Interdigit Pulse	≥ 240 ms	≥ 240 ms	≥ 240 ms	
Register Recall	50 ms to 130 ms	50 ms to 130 ms	25 ms to 150 ms	
Hook Flash	75 ms to 850 ms	n.a.	n.a.	10

Metering Pulses frequency	12 kHz or 16 kHz	12 kHz or 16 kHz	12 kHz or 16 kHz	
Metering Pulses level	approx. 500 mV _{rms}	approx. 100 mV _{rms}	≥200 mV _{rms}	

NOTE 1: A concept present in ES 201 970 is the Loading Factor (LF). The operator must state a single LF number for the Network Termination Point (NTP). Based on this LF information, the user can determine the number or the type of terminals that can be connected at the NTP. The operator must guarantee a minimum LF of 100.

The single LF number stated by the operator is the minimum value among the LF calculated for four key parameters: the resistance to ground, the DC resistance in quiescent conditions, the ringing voltage, and the DC current during ringing. A skilled user may take advantage of the operator providing individual L's for these parameters. As an example, the ringing voltage is specified to be greater than 35 Vrms at a load of 400 k Ω /LF. If the operator specifies a LF of 100, this means that the 35 Vrms are guaranteed across a load of 4 k Ω .

- NOTE 2: Meeting this value is an optional feature required to support ALASS services.
- NOTE 3: 800Ω represents the sum of the loop and the terminal resistance (d.c.).
- NOTE 4: There is an additional recommendation (mentioned in EG 201 185 [12] and in ES 201 970): during any transient state in the transition from quiescent to loop state, the NTP should be able to supply at least 4 mA over a 5 kΩ load for at least 20 ms. The reason for this requirements is that some TE may expect the full current immediately after going off-hook while some NTP may use high resistance supply to provide quiescent state "high" battery voltage (e.g. 50 V through a 10 kΩ resistance) and will not able to deliver the full current before switching in a lower value DC "battery" voltage. The combination of the two cases may cause problems, and the recommendation for the NTP is paired with a recommendation for the TE to be developed so that they can correctly seize the loop under this limited current transient.
- NOTE 5: Polarity reversal or K-break may be required by some operators, additionally to release tones.
- NOTE 6: EG 201 185 [12] recommends supplying 35 Vrms over 2 k Ω , ac coupled.
- NOTE 7: A note specifies that TBR21 compliant devices are not guaranteed to operate with ringing sources without a superimposed DC voltage.
- NOTE 8: For ES 201 970 (see bibliography), return loss measurements include the loop between the NTP and the "line card". It is also stated than the specified value for the return loss at low-mid frequency may not be achieved for loop resistance \geq 750 Ω .
- NOTE 9: Including loop loss for ES 201 970 (see bibliography).
- NOTE 10: As a network option, the hook flash is an alternative to register recall. When hook-flash is used, the minimum recognition time for clear originated from the TE raises to 950 ms to 1 050 ms.

ALASS services

Common ALASS services include provision of Calling Line Identity (CLI) and Message Waiting Indication (MWI).

These services are delivered to the terminal equipment using voice-band data, either during incoming call set-up, while the terminal is in the quiescent state or in the off-hook state (e.g. CLI during a CW offering). See EN 300 659-1, EN 300 659-2 and ES 200 778 (see bibliography).

In order to support ALASS services to the TE, the equipment should be able to support one or more additional features, such as:

- a) control of polarity reversal;
- b) a single burst of ringing current, with or without polarity reversal;
- c) provision of 2,5 mA @ 32 V in the quiescent state;
- d) ignore on-line d.c. current pulses not exceeding 25 ms duration;
- e) generation of DTMF digits to the TE.

Annex J (informative): Tabulation of the noise profiles

Annex I tabulates the total noise profile (sum of self and alien) corresponding to 0dB of margin for all the test cases. Those noise PSDs were used during the theoretical computation of the margin. The tabulated noise profiles should be measured into the calibrating impedance (see clause 12.2.3.1).

Noise Profile Nomenclature: ABBBCDE

A: Side (either C or R)

BBB: Rate

C: PSD type (either s for symmetric or a for asymmetric)

D: Noise Type (A,B,C or D)

E: Loop Number (from 2 to 7).

The noise shapes used for test #1 will be identical to Noise A of test #2

Table J.1: LT side/symmetric PSDs

Noise profile				Magnit	ude of t	he nois	e in dBr	n per H	z (sign i	is alway	s negat	ive) as	a functi	on of fr	equenc	y in kHz	2		
	1	10	20	30	40	50	60	70	80	90	100	150	200	250	300	350	400	600	800
C384sA2	114,9	99,2	95,0	93,1	92,5	92,3	92,9	93,9	93,4	92,7	92,0	88,1	86,3	85,0	83,8	82,9	82,1	79,4	77,6
C384sC2	120,6	104,6	100,4	98,4	97,7	97,6	98,7	101,8	102,6	102,0	101,3	94,5	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C384sD2	131,8	104,4	99,5	97,1	95,8	95,3	96,4	100,5	107,0	114,2	121,6	138,0	138,0	138,0	138,0	138,0	138,0	138,0	138,0
C512sA2	114,9	99,4	95,3	93,4	92,8	92,3	92,0	91,9	92,0	92,2	91,9	88,1	86,3	85,0	83,8	82,9	82,1	79,4	77,6
C512sC2	120,6	104,9	100,8	98,8	98,1	97,7	97,4	97,5	98,3	100,0	100,9	94,5	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C512sD2	132,8	105,6	100,6	98,0	96,4	95,4	94,8	94,8	95,8	98,7	103,2	131,4	138,0	138,0	138,0	138,0	138,0	138,0	138,0
C768sA2	114,9	99,6	95,6	93,7	93,3	92,8	92,4	91,9	91,2	90,7	90,3	88,1	86,3	84,9	83,8	82,9	82,1	79,4	77,6
C768sC2	120,6	105,2	101,2	99,3	98,8	98,4	98,0	97,5	97,0	96,6	96,4	94,4	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C768sD2	134,2	107,3	102,2	99,5	97,7	96,5	95,5	94,8	94,3	93,9	93,8	102,6	120,9	138,0	138,0	138,0	138,0	138,0	138,0
C1024sA2	114,9	99,7	95,7	93,9	93,6	93,2	92,8	92,3	91,5	90,8	90,3	87,5	86,3	84,9	83,8	82,9	82,1	79,4	77,6
C1024sC2	120,6	105,3	101,4	99,6	99,2	99,0	98,7	98,2	97,5	96,9	96,4	93,5	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C1024sD2	135,0	108,5	103,3	100,6	98,8	97,5	96,4	95,5	94,9	94,3	93,9	93,6	102,1	115,8	130,8	138,0	138,0	138,0	138,0
C1280sA2	114,9	99,7	95,8	93,9	93,8	93,5	93,1	92,6	91,8	91,1	90,4	87,3	86,0	84,9	83,8	82,9	82,1	79,4	77,6
C1280sC2	120,6	105,4	101,5	99,7	99,5	99,4	99,3	98,8	98,0	97,4	96,8	93,2	92,2	91,3	90,2	89,3	88,5	87,8	86,8
C1280sD2	135,7	109,4	104,3	101,5	99,7	98,3	97,2	96,3	95,5	94,9	94,4	92,8	94,0	101,7	112,6	124,2	136,9	138,0	138,0
C1536sA2	115,0	99,7	95,8	94,0	93,8	93,6	93,3	92,8	92,0	91,2	90,6	87,3	85,8	84,7	83,8	82,9	82,1	79,4	77,6
C1536sC2	120,6	105,4	101,5	99,8	99,6	99,7	99,7	99,3	98,5	97,8	97,2	93,3	91,9	91,1	90,2	89,3	88,5	87,8	86,8
C1536sD2	136,1	110,2	105,0	102,3	100,4	99,0	97,9	96,9	96,1	95,5	94,9	92,9	92,3	94,4	101,4	110,4	119,9	138,0	138,0
C2048sA2	115,0	99,7	95,7	93,9	93,8	93,6	93,3	92,8	91,9	91,2	90,5	87,2	85,5	84,3	83,5	82,8	82,1	79,4	77,6
C2048sC2	120,6	105,4	101,5	99,8	99,6	99,7	99,7	99,4	98,5	97,8	97,2	93,1	91,6	90,4	89,7	89,2	88,5	87,8	86,8
C2048sD2	136,3	110,4	105,2	102,5	100,6	99,1	98,0	97,0	96,2	95,5	94,8	92,6	91,3	90,7	91,2	94,1	99,8	128,9	138,0
C2304sA2	115,0	99,7	95,8	94,0	93,8	93,6	93,4	92,9	92,0	91,2	90,6	87,2	85,5	84,3	83,4	82,7	82,0	79,4	77,6
C2304sC2	120,6	105,4	101,5	99,8	99,7	99,9	100,0	99,7	98,8	98,1	97,4	93,2	91,6	90,4	89,5	88,9	88,4	87,8	86,8
C2304sD2	136,6	110,9	105,7	102,9	101,0	99,6	98,4	97,4	96,6	95,9	95,3	92,9	91,5	90,7	90,4	91,3	94,4	118,1	138,0
C384sD3	131,8	104,4	99,5	97,1	95,8	95,3	96,4	100,5	107,0	114,2	121,6	138,0	138,0	138,0	138,0	138,0	138,0	138,0	138,0
C512sD3	132,8	105,6	100,6	98,0	96,4	95,4	94,8	94,8	95,8	98,7	103,2	131,4	138,0	138,0	138,0	138,0	138,0	138,0	138,0
C768sD3	134,1	107,3	102,2	99,5	97,7	96,5	95,5	94,8	94,3	93,9	93,8	102,6	120,9	138,0	138,0	138,0	138,0	138,0	138,0
C1024sD3	135,0	108,5	103,3	100,6	98,8	97,4	96,4	95,5	94,8	94,3	93,9	93,6	102,1	115,8	130,8	138,0	138,0	138,0	138,0
C1280sD3	135,6	109,4	104,2	101,5	99,7	98,3	97,2	96,2	95,5	94,9	94,3	92,8	94,0	101,7	112,6	124,2	136,9	138,0	138,0
C1536sD3	136,1	110,1	105,0	102,3	100,4	99,0	97,8	96,9	96,1	95,4	94,8	92,9	92,3	94,4	101,4	110,4	119,9	138,0	138,0
C2048sD3	136,3	110,3	105,2	102,4	100,5	99,1	97,9	96,9	96,1	95,4	94,8	92,6	91,3	90,7	91,2	94,1	99,8	128,9	138,0
C2304sD3	136,6	110,8	105,6	102,9	101,0	99,5	98,3	97,4	96,5	95,8	95,2	92,9	91,5	90,7	90,4	91,3	94,4	118,1	138,0
C384sA4	114,9	99,2	95,0	93,1	92,5	92,3	92,9	93,9	93,4	92,7	92,0	88,1	86,3	85,0	83,8	82,9	82,1	79,4	77,6
C384sC4	120,6	104,6	100,4	98,4	97,7	97,6	98,7	101,8	102,6	102,0	101,3	94,5	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C512sA4	114,9	99,4	95,3	93,4	92,8	92,3	92,0	91,9	92,0	92,2	91,9	88,1	86,3	85,0	83,8	82,9	82,1	79,4	77,6
C512sC4	120,6	104,9	100,8	98,8	98,1	97,7	97,4	97,5	98,3	100,0	100,9	94,5	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C768sA4	114,9	99,5	95,6	93,7	93,3	92,8	92,4	91,8	91,2	90,6	90,3	88,0	86,3	84,9	83,8	82,9	82,1	79,4	77,6
C768sC4	120,6	105,2	101,2	99,3	98,7	98,4	98,0	97,5	97,0	96,6	96,4	94,4	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C1024sA4	114,9	99,6	95,7	93,8	93,6	93,2	92,8	92,2	91,5	90,8	90,2	87,5	86,3	84,9	83,8	82,9	82,1	79,4	77,6
C1024sC4	120,6	105,3	101,4	99,6	99,2	99,0	98,7	98,2	97,5	96,9	96,4	93,5	92,7	91,4	90,2	89,3	88,5	87,8	86,8

Noise profile				Magnit	ude of t	he nois	e in dB	m per H	z (sign	is alway	s nega	tive) as	a functi	on of fr	equency	y in kHz	:		
	1	10	20	30	40	50	60	70	80	90	100	150	200	250	300	350	400	600	800
C1280sA4	114,9	99,6	95,7	93,9	93,7	93,4	93,1	92,5	91,7	91,0	90,4	87,3	86,0	84,9	83,8	82,9	82,1	79,4	77,6
C1280sC4	120,6	105,3	101,5	99,7	99,4	99,4	99,2	98,8	98,0	97,3	96,8	93,2	92,2	91,3	90,2	89,3	88,5	87,8	86,8
C1536sA4	114,9	99,6	95,7	93,9	93,8	93,5	93,2	92,7	91,9	91,2	90,5	87,3	85,8	84,7	83,8	82,9	82,1	79,4	77,6
C1536sC4	120,6	105,3	101,5	99,8	99,6	99,7	99,7	99,3	98,5	97,8	97,2	93,3	91,9	91,1	90,2	89,3	88,5	87,8	86,8
C2048sA4	115,0	99,6	95,6	93,9	93,7	93,5	93,2	92,6	91,8	91,0	90,4	87,1	85,5	84,3	83,5	82,8	82,1	79,4	77,6
C2048sC4	120,6	105,3	101,4	99,7	99,6	99,7	99,7	99,3	98,4	97,7	97,1	93,1	91,5	90,4	89,7	89,2	88,5	87,8	86,8
C2304sA4	115,0	99,6	95,6	93,9	93,7	93,5	93,2	92,7	91,8	91,1	90,4	87,1	85,4	84,2	83,4	82,7	82,0	79,4	77,6
C2304sC4	120,6	105,3	101,4	99,7	99,6	99,8	99,9	99,5	98,7	98,0	97,3	93,2	91,6	90,4	89,5	88,9	88,4	87,8	86,8
C384sB5	120,4	104,6	100,3	98,4	97,7	97,6	98,7	101,7	102,6	102,0	101,3	94,5	92,7	91,4	90,2	89,3	88,5	87,8	86,9
C512sB5	120,4	104,9	100,7	98,8	98,0	97,6	97,4	97,5	98,3	100,0	100,9	94,5	92,7	91,4	90,2	89,3	88,5	87,8	86,9
C768sB5	120,4	105,1	101,1	99,2	98,6	98,3	97,9	97,4	96,9	96,5	96,3	94,4	92,7	91,4	90,2	89,3	88,5	87,8	86,9
C1024sB5	120,4	105,2	101,2	99,4	99,0	98,8	98,5	98,0	97,4	96,8	96,3	93,5	92,7	91,4	90,2	89,3	88,5	87,8	86,9
C1280sB5	120,4	105,2	101,3	99,5	99,2	99,1	99,0	98,6	97,8	97,2	96,7	93,2	92,2	91,3	90,2	89,3	88,5	87,8	86,9
C1536sB5	120,4	105,1	101,2	99,5	99,3	99,3	99,3	98,9	98,2	97,5	97,0	93,2	91,9	91,1	90,2	89,3	88,5	87,8	86,9
C2048sB5	120,4	105,0	101,1	99,3	99,1	99,1	99,1	98,7	97,9	97,3	96,7	93,0	91,5	90,4	89,7	89,2	88,5	87,8	86,9
C2304sB5	120,5	104,9	101,0	99,2	99,0	99,1	99,1	98,8	98,1	97,4	96,8	93,0	91,5	90,4	89,5	88,9	88,4	87,8	86,9
C384sA6	114,9	99,2	95,0	93,1	92,5	92,3	92,9	93,9	93,4	92,7	92,0	88,1	86,3	85,0	83,8	82,9	82,1	79,4	77,6
C384sC6	120,6	104,6	100,4	98,4	97,7	97,6	98,7	101,8	102,6	102,0	101,3	94,5	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C512sA6	114,9	99,4	95,3	93,4	92,8	92,3	92,0	91,9	92,0	92,2	91,9	88,1	86,3	85,0	83,8	82,9	82,1	79,4	77,6
C512sC6	120,6	104,9	100,8	98,8	98,1	97,7	97,4	97,5	98,3	100,0	100,9	94,5	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C768sA6	114,9	99,6	95,6	93,7	93,3	92,9	92,4	91,9	91,2	90,7	90,3	88,0	86,3	84,9	83,8	82,9	82,1	79,4	77,6
C768sC6	120,6	105,2	101,2	99,3	98,8	98,4	98,0	97,5	97,0	96,6	96,4	94,4	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C1024sA6		99,7	95,7	93,9	93,6	93,2	92,8	92,3	91,5	90,9	90,3	87,5	86,3	84,9	83,8	82,9	82,1	79,4	77,6
C1024sC6	120,6	105,3	101,4	99,6	99,2	99,0	98,7	98,2	97,5	96,9	96,4	93,5	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C1280sA6	115,0	99,7	95,8	94,0	93,8	93,5	93,2	92,7	91,9	91,2	90,5	87,3	86,0	84,9	83,8	82,9	82,1	79,4	77,6
C1280sC6	120,6	105,4	101,5	99,7	99,5	99,4	99,3	98,8	98,1	97,4	96,8	93,2	92,2	91,3	90,2	89,3	88,5	87,8	86,8
C1536sA6		99,8	95,8	94,0	93,9	93,7	93,4	92,9	92,1	91,4	90,7	87,3	85,7	84,8	83,8	82,9	82,1	79,4	77,6
C1536sC6	120,6	105,4	101,5	99,8	99,6	99,8	99,8	99,4	98,6	97,9	97,3	93,3	91,9	91,1	90,2	89,3	88,5	87,8	86,8
C2048sA6	115,4	100,0	95,9	94,0	93,9	93,7	93,4	93,0	92,1	91,4	90,7	87,2	85,5	84,4	83,5	82,8	82,1	79,4	77,6
C2048sC6	120,7	105,4	101,5	99,8	99,7	99,8	99,8	99,5	98,6	97,9	97,3	93,1	91,5	90,4	89,7	89,2	88,5	87,8	86,8
C2304sA6	115,6	100,2	96,0	94,1	94,0	93,8	93,6	93,1	92,3	91,5	90,9	87,3	85,5	84,4	83,4	82,7	82,0	79,4	77,6
C2304sC6	120,7	105,4	101,5	99,8	99,7	100,0	100,1	99,8	99,0	98,3	97,6	93,2	91,6	90,4	89,6	88,9	88,4	87,8	86,8
C384sA7		99,2	95,0	93,1	92,5	92,3	92,9	93,9	93,4	92,7	92,0	88,1	86,3	85,0	83,8	82,9	82,1	79,4	77,6
C384sB7	120,6	104,6	100,4	98,4	97,7	97,6	98,7	101,8	102,6	102,0	101,3	94,5	92,7	91,4	90,2	89,3	88,5	87,8	86,9
C384sC7	120,6	104,6	100,4	98,4	97,7	97,6	98,7	101,8	102,6	102,0	101,3	94,5	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C384sD7	131,8	104,4	99,5	97,1	95,8	95,3	96,4	100,5	107,0	114,2	121,6	138,0	138,0	138,0	138,0	138,0	138,0	138,0	138,0
C512sA7	114,9	99,4	95,3	93,4	92,8	92,3	92,0	91,9	92,0	92,2	91,9	88,1	86,3	85,0	83,8	82,9	82,1	79,4	77,6
C512sB7	120,6	104,9	100,8	98,8	98,1	97,7	97,4	97,5	98,3	100,0	100,9	94,5	92,7	91,4	90,2	89,3	88,5	87,8	86,9
C512sC7	120,6	104,9	100,8	98,8	98,1	97,7	97,4	97,5	98,3	100,0	100,9	94,5	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C512sD7	132,8	105,6	100,6	98,0	96,4	95,4	94,8	94,8	95,8	98,7	103,2	131,4	138,0	138,0	138,0	138,0	138,0	138,0	138,0
C768sA7	114,9	99,5	95,6	93,7	93,3	92,8	92,4	91,8	91,2	90,7	90,3	88,1	86,3	84,9	83,8	82,9	82,1	79,4	77,6
C768sB7	120,6	105,2	101,2	99,3	98,7	98,4	98,0	97,5	97,0	96,6	96,4	94,4	92,7	91,4	90,2	89,3	88,5	87,8	86,9

Noise profile				Magnit	ude of t	he nois	e in dB	m per H	lz (sign	is alwa	ys nega	itive) as	a functi	on of fr	equenc	y in kHz	<u> </u>		
p. cc	1	10	20	30	40	50	60	70	80	90	100	150	200	250	300	350	400	600	800
C768sC7	120,6	105,2	101,2	99,3	98,7	98,4	98,0	97,5	97,0	96,6	96,4	94,4	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C768sD7	134,1	107,2	102,1	99,5	97,7	96,5	95,5	94,8	94,3	93,9	93,8	102,6	120,9	138,0	138,0	138,0	138,0	138,0	138,0
C1024sA7	114,9	99,6	95,7	93,8	93,6	93,2	92,8	92,2	91,5	90,8	90,3	87,5	86,3	84,9	83,8	82,9	82,1	79,4	77,6
C1024sB7	120,6	105,3	101,4	99,6	99,2	99,0	98,7	98,2	97,5	96,9	96,4	93,5	92,7	91,4	90,2	89,3	88,5	87,8	86,9
C1024sC7	120,6	105,3	101,4	99,6	99,2	99,0	98,7	98,2	97,5	96,9	96,4	93,5	92,7	91,4	90,2	89,3	88,5	87,8	86,8
C1024sD7	135,0	108,4	103,3	100,6	98,8	97,4	96,4	95,5	94,9	94,3	93,9	93,6	102,1	115,8	130,8	138,0	138,0	138,0	138,0
C1280sA7	114,9	99,6	95,7	93,9	93,7	93,4	93,1	92,6	91,8	91,1	90,4	87,3	86,0	84,9	83,8	82,9	82,1	79,4	77,6
C1280sB7	120,6	105,3	101,5	99,7	99,4	99,4	99,2	98,8	98,0	97,4	96,8	93,2	92,2	91,3	90,2	89,3	88,5	87,8	86,9
C1280sC7	120,6	105,3	101,5	99,7	99,4	99,4	99,2	98,8	98,0	97,4	96,8	93,2	92,2	91,3	90,2	89,3	88,5	87,8	86,8
C1280sD7	135,7	109,4	104,2	101,5	99,7	98,3	97,2	96,3	95,5	94,9	94,3	92,8	94,0	101,7	112,6	124,2	136,9	138,0	138,0
C1536sA7	115,0	99,7	95,7	93,9	93,8	93,6	93,3	92,8	91,9	91,2	90,6	87,3	85,8	84,8	83,8	82,9	82,1	79,4	77,6
C1536sB7	120,6	105,3	101,5	99,8	99,6	99,7	99,7	99,3	98,5	97,8	97,2	93,3	91,9	91,1	90,2	89,3	88,5	87,8	86,9
C1536sC7	120,6	105,3	101,5	99,8	99,6	99,7	99,7	99,3	98,5	97,8	97,2	93,3	91,9	91,1	90,2	89,3	88,5	87,8	86,8
C1536sD7	136,1	110,1	105,0	102,2	100,4	99,0	97,8	96,9	96,1	95,5	94,9	92,9	92,3	94,4	101,4	110,4	119,9	138,0	138,0
C2048sA7	115,0	99,7	95,7	93,9	93,7	93,5	93,2	92,7	91,9	91,2	90,5	87,2	85,5	84,4	83,5	82,8	82,1	79,4	77,6
C2048sB7	120,6	105,3	101,4	99,7	99,6	99,7	99,7	99,3	98,5	97,8	97,2	93,1	91,6	90,4	89,7	89,2	88,5	87,8	86,9
C2048sC7	120,6	105,3	101,4	99,7	99,6	99,7	99,7	99,3	98,5	97,8	97,2	93,1	91,6	90,4	89,7	89,2	88,5	87,8	86,8
C2048sD7	136,3	110,3	105,1	102,4	100,5	99,1	98,0	97,0	96,2	95,5	94,8	92,6	91,3	90,7	91,2	94,1	99,8	128,9	138,0
C2304sA7	115,1	99,7	95,7	93,9	93,8	93,6	93,3	92,8	92,0	91,2	90,6	87,2	85,5	84,3	83,4	82,7	82,0	79,4	77,6
C2304sB7	120,6	105,3	101,4	99,7	99,6	99,8	99,9	99,6	98,8	98,1	97,4	93,2	91,6	90,4	89,6	88,9	88,4	87,8	86,9
C2304sC7	120,6	105,3	101,4	99,7	99,6	99,8	99,9	99,6	98,8	98,1	97,4	93,2	91,6	90,4	89,6	88,9	88,4	87,8	86,8
C2304sD7	136,6	110,8	105,6	102,9	101,0	99,5	98,4	97,4	96,6	95,9	95,3	92,9	91,5	90,7	90,4	91,3	94,4	118,1	138,0

Table J.2: LT side/asymmetric PSDs

Noise profile				Magnit	ude of t	he nois	e in dBı	m per H	z (sign	is alway	/s nega	tive) as	a functi	on of fr	equenc	y in kHz	ı		
prome	1	20	40	60	80	100	150	200	250	300	350	400	500	600	700	800	1 000	1 200	1 400
C2048aA2	115.0	95.8	93,9	93,5	92.1	90.7	87,2	85,5	84.2	83.2	82.3	81,5	80.3	79.4	78.4	77.6	76.1	79,0	85,6
C2048aC2	120,6	101.6	99,8	100,1	99,0	97,5	93,2	91,5	90,2	89,1	88,2	87,5	86,5	87,7	87,6	86,8	85,3	87,9	93,8
C2048aD2	136.6	105,8	101.2	98,6	96,7	95,3	92,8	91,0	89,8	88,8	88,1	87,6	87,9	93,1	101.7	110,3	126,3	138.0	138,0
C2304aA2	115.0	95,8	94,0	93,8	92,5	91,1	87,5	85,7	84,4	83,4	82,5	81.8	80,4	79,4	78,4	77,6	76,1	79,0	85,6
C2304aC2	120.6	101.6	100.0	100,9	100.1	98,7	93,7	92,0	90,6	89,6	88,7	87,9	86,6	87,6	87,6	86.8	85,3	87,9	93,8
C2304aD2	137,5	107,5	102,9	100,3	98,5	97,0	94,5	92,8	91,5	90,5	89,7	89,1	88,7	92,0	99,6	107,6	122,5	135,2	138,0
C2048aD3	136,6	105,7	101,1	98,5	96,6	95,2	92,7	91,0	89,8	88,88	88,1	87,6	87,9	93,1	101,7	110,3	126,3	138,0	138,0
C2304aD3	137,5	107,4	102,8	100,2	98,3	96,9	94,4	92,7	91,5	90,5	89,7	89,1	88,7	92,0	99,6	107,6	122,5	135,2	138,0
C2048aA4	114,9	95,7	93,8	93,4	92,0	90,6	87,2	85,5	84,2	83,2	82,3	81,5	80,3	79,4	78,4	77,6	76,1	79,0	85,6
C2048aC4	120,6	101,5	99,7	100,0	98,8	97,4	93,2	91,5	90,1	89,1	88,2	87,5	86,5	87,7	87,6	86,8	85,3	87,9	93,8
C2304aA4	115,0	95,7	93,9	93,6	92,3	90,9	87,4	85,7	84,4	83,4	82,5	81,8	80,4	79,4	78,4	77,6	76,1	79,0	85,6
C2304aC4	120,6	101,5	99,9	100,8	99,9	98,5	93,7	92,0	90,6	89,6	88,7	87,9	86,6	87,6	87,6	86,8	85,3	87,9	93,8
C2048aB5	120,4	101,1	99,2	99,3	98,2	97,0	93,1	91,4	90,1	89,1	88,2	87,5	86,5	87,7	87,7	86,9	85,4	88,2	94,5
C2304aB5	120,4	101,1	99,3	99,9	99,1	97,9	93,5	91,9	90,6	89,5	88,7	87,9	86,6	87,6	87,7	86,9	85,4	88,2	94,5
C2048aA6	115,2	95,8	94,0	93,6	92,3	90,9	87,3	85,5	84,2	83,2	82,3	81,5	80,3	79,4	78,4	77,6	76,1	79,0	85,6
C2048aC6	120,6	101,6	99,8	100,2	99,1	97,6	93,2	91,5	90,2	89,1	88,2	87,5	86,5	87,7	87,6	86,8	85,3	87,9	93,8
C2304aA6	115,4	96,0	94,1	94,0	92,8	91,3	87,5	85,7	84,5	83,4	82,5	81,8	80,4	79,4	78,4	77,6	76,1	79,0	85,6
C2304aC6	120,7	101,6	100,0	101,1	100,3	98,8	93,7	92,0	90,6	89,6	88,7	87,9	86,6	87,6	87,6	86,8	85,3	87,9	93,8
C2048aA7	115,0	95,7	93,8	93,4	92,1	90,7	87,2	85,5	84,2	83,2	82,3	81,5	80,3	79,4	78,4	77,6	76,1	79,0	85,6
C2048aB7	120,6	101,5	99,7	100,1	98,9	97,5	93,2	91,5	90,2	89,1	88,2	87,5	86,5	87,7	87,7	86,9	85,4	88,2	94,5
C2048aC7	120,6	101,5	99,7	100,1	98,9	97,5	93,2	91,5	90,2	89,1	88,2	87,5	86,5	87,7	87,6	86,8	85,3	87,9	93,8
C2048aD7	136,6	105,7	101,1	98,5	96,7	95,3	92,7	91,0	89,8	88,8	88,1	87,6	87,9	93,1	101,7	110,3	126,3	138,0	138,0
C2304aA7	115,1	95,8	93,9	93,7	92,4	91,0	87,5	85,7	84,4	83,4	82,5	81,8	80,4	79,4	78,4	77,6	76,1	79,0	85,6
C2304aB7	120,6	101,5	99,9	100,9	100,0	98,6	93,7	92,0	90,6	89,6	88,7	87,9	86,6	87,6	87,7	86,9	85,4	88,2	94,5
C2304aC7	120,6	101,5	99,9	100,9	100,0	98,6	93,7	92,0	90,6	89,6	88,7	87,9	86,6	87,6	87,6	86,8		87,9	93,8
C2304aD7	137,5	107,4	102,8	100,2	98,4	97,0	94,5	92,7	91,5	90,5	89,7	89,1	88,7	92,0	99,6	107,6	122,5	135,2	138,0

Table J.3: NT side/symmetric PSDs

Noise profile				Magnit	ude of t	he nois	e in dB	m per H	z (sign	is alway	s nega	tive) as	a functi	on of fr	equenc	y in kHz	<u>:</u>		
prome	1	10	20	30	40	50	60	70	80	90	100	150	200	250	300	350	400	600	800
R384sA2	114,9	99,2	95,3	93,7	92,6	92,1	92,3	92,4	91,8	91,0	90,4	87,9	86,2	84,8	87,3	93,1	98,1	123,1	115,4
R384sC2	120,6	104,6	100,2	98,1	97,3	96,9	97,3	98,2	97,6	96,9	96,2	94,4	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R384sD2	131,8	104,4	99,5	97,1	95,8	95,3	96,4	100,5	107,0	114,2	121,6	138,0	138,0	138,0	138,0	138,0	138,0	138,0	138,0
R512sA2	114,9	99,4	95,7	94,1	92,9	92,1	91,6	91,1	90,9	90,8	90,4	87,9	86,2	84,8	87,3	93,1	98,1	122,5	115,4
R512sC2	120,6	104,9	100,6	98,4	97,6	96,9	96,5	96,3	96,4	96,5	96,1	94,4	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R512sD2	132,8	105,6	100,6	98,0	96,4	95,4	94,8	94,8	95,8	98,7	103,2	131,4	138,0	138,0	138,0	138,0	138,0	138,0	138,0
R768sA2	114,9	99,6	96,0	94,5	93,4	92,6	91,9	91,0	90,4	89,8	89,3	87,9	86,1	84,8	87,3	93,0	98,0	117,7	114,9
R768sC2	120,6	105,2	101,0	98,9	98,1	97,5	96,9	96,3	95,6	95,1	94,7	94,4	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R768sD2	134,2	107,3	102,2	99,5	97,7	96,5	95,5	94,8	94,3	93,9	93,8	102,6	120,9	138,0	138,0	138,0	138,0	138,0	138,0
R1024sA2	114,9	99,7	96,1	94,7	93,7	92,9	92,2	91,3	90,6	89,9	89,3	87,4	86,1	84,8	87,3	93,0	97,8	113,4	113,5
R1024sC2	120,6	105,3	101,2	99,1	98,5	97,9	97,3	96,7	95,9	95,3	94,7	93,5	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R1024sD2	135,0	108,5	103,3	100,6	98,8	97,5	96,4	95,5	94,9	94,3	93,9	93,6	102,1	115,8	130,8	138,0	138,0	138,0	138,0
R1280sA2	114,9	99,7	96,1	94,8	93,9	93,1	92,5	91,6	90,8	90,1	89,5	87,2	85,9	84,7	87,2	92,8	97,4	108,6	110,3
R1280sC2	120,6	105,4	101,3	99,2	98,7	98,2	97,7	97,1	96,2	95,5	94,9	93,2	92,8	92,1	94,8	99,7	101,5	99,8	96,9
R1280sD2	135,7	109,4	104,3	101,5	99,7	98,3	97,2	96,3	95,5	94,9	94,4	92,8	94,0	101,7	112,6	124,2	136,9	138,0	138,0
R1536sA2	115,0	99,7	96,1	94,9	94,0	93,3	92,6	91,7	90,9	90,2	89,6	87,2	85,6	84,6	87,1	92,6	96,8	104,4	106,2
R1536sC2	120,6	105,4	101,3	99,3	98,8	98,3	97,9	97,3	96,5	95,7	95,1	93,3	92,4	91,8	94,7	99,6	101,4	99,8	96,9
R1536sD2	136,1	110,2	105,0	102,3	100,4	99,0	97,9	96,9	96,1	95,5	94,9	92,9	92,3	94,4	101,4	110,4	119,9	138,0	138,0
R2048sA2	115,0	99,7	96,1	94,8	94,0	93,2	92,6	91,7	90,9	90,1	89,5	87,1	85,4	84,2	86,2	90,4	94,7	100,6	102,0
R2048sC2	120,6	105,4	101,3	99,3	98,8	98,3	97,9	97,3	96,5	95,7	95,1	93,1	92,0	91,0	92,6	96,2	100,1	99,7	96,9
R2048sD2	136,3	110,4	105,2	102,5	100,6	99,1	98,0	97,0	96,2	95,5	94,8	92,6	91,3	90,7	91,2	94,1	99,8	128,9	138,0
R2304sA2	115,0	99,7	96,1	94,8	94,0	93,3	92,7	91,8	90,9	90,2	89,6	87,1	85,4	84,1	85,8	88,5	91,3	98,0	99,1
R2304sC2	120,6	105,4	101,3	99,3	98,8	98,4	98,0	97,5	96,6	95,9	95,2	93,2	92,0	90,9	92,2	93,9	96,7	99,7	96,8
R2304sD2	136,6	110,9	105,7	102,9	101,0	99,6	98,4	97,4	96,6	95,9	95,3	92,9	91,5	90,7	90,4	91,3	94,4	118,1	138,0
R384sD3	131,8	104,4	99,5	97,1	95,8	95,3	96,4	100,5	107,0	114,2	121,6	138,0	138,0	138,0	138,0	138,0	138,0	138,0	138,0
R512sD3	132,8	105,6	100,6	98,0	96,4	95,4	94,8	94,8	95,8	98,7	103,2	131,4	138,0	138,0	138,0	138,0	138,0	138,0	138,0
R768sD3	134,1	107,3	102,2	99,5	97,7	96,5	95,5	94,8	94,3	93,9	93,8	102,6	120,9	138,0	138,0	138,0	138,0	138,0	138,0
R1024sD3	135,0	108,5	103,3	100,6	98,8	97,4	96,4	95,5	94,8	94,3	93,9	93,6	102,1	115,8	130,8	138,0	138,0	138,0	138,0
R1280sD3	135,6	109,4	104,2	101,5	99,7	98,3	97,2	96,2	95,5	94,9	94,3	92,8	94,0	101,7	112,6	124,2	136,9	138,0	138,0
R1536sD3	136,1	110,1	105,0	102,3	100,4	99,0	97,8	96,9	96,1	95,4	94,8	92,9	92,3	94,4	101,4	110,4	119,9	138,0	138,0
R2048sD3	136,3	110,3	105,2	102,4	100,5	99,1	97,9	96,9	96,1	95,4	94,8	92,6	91,3	90,7	91,2	94,1	99,8	128,9	138,0
R2304sD3	136,6	110,8	105,6	102,9	101,0	99,5	98,3	97,4	96,5	95,8	95,2	92,9	91,5	90,7	90,4	91,3	94,4	118,1	138,0
R384sA4	114,9	99,2	95,3	93,7	92,6	92,1	92,3	92,4	91,8	91,0	90,4	87,9	86,2	84,8	87,3	93,1	98,1	123,1	115,4
R384sC4	120,6	104,6	100,2	98,1	97,3	96,9	97,3	98,2	97,6	96,9	96,2	94,4	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R512sA4	114,9	99,4	95,6	94,0	92,9	92,1	91,6	91,0	90,9	90,8	90,4	87,9	86,2	84,8	87,3	93,1	98,1	122,8	115,4
R512sC4	120,6	104,9	100,6	98,4	97,6	96,9	96,5	96,3	96,4	96,5	96,1	94,4	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R768sA4	114,9	99,5	95,9	94,5	93,4	92,6	91,9	91,0	90,3	89,8	89,3	87,9	86,1	84,8	87,3	93,0	98,0	119,3	115,2
R768sC4	120,6	105,2	101,0	98,9	98,1	97,5	96,9	96,3	95,6	95,1	94,7	94,4	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R1024sA4	114,9	99,6	96,1	94,7	93,7	92,9	92,2	91,3	90,5	89,9	89,3	87,4	86,1	84,8	87,3	93,0	97,9	115,1	114,3
R1024sC4	120,6	105,3	101,2	99,1	98,5	97,9	97,3	96,7	95,9	95,3	94,7	93,5	93,4	92,1	94,8	99,7	101,5	99,8	96,9

Noise profile				Magnit	ude of t	he nois	e in dBr	n per H	z (sign i	s alway	s negat	ive) as	a functi	on of fr	equenc	y in kHz			
promo	1	10	20	30	40	50	60	70	80	90	100	150	200	250	300	350	400	600	800
R1280sA4	114,9	99,6	96,1	94,8	93,9	93,1	92,4	91,5	90,7	90,0	89,4	87,2	85,9	84,7	87,2	92,9	97,5	110,0	111,6
R1280sC4	120.6	105,3	101.2	99,2	98.7	98,1	97,6	97,0	96.2	95.5	94,9	93,2	92.8	92.1	94,8	99.7	101,5	99.8	96,9
R1536sA4	114,9	99,6	96,1	94,8	93,9	93,2	92,6	91.7	90,8	90,1	89,5	87,2	85,6	84,6	87,1	92,6	96.9	105,5	107.7
R1536sC4	120,6	105,3	101,3	99,3	98,8	98,3	97,9	97,3	96,4	95,7	95,1	93,2	92,4	91,8	94,7	99,6	101.4	99,8	96.9
R2048sA4	115,0	99,6	96,0	94,7	93,9	93,1	92,5	91,6	90,8	90,1	89,4	87,0	85,4	84,2	86,1	90,4	94,6	100,8	102,6
R2048sC4	120,6	105,3	101,2	99,2	98,7	98,3	97,9	97,3	96,4	95,7	95,0	93,1	92,0	91,0	92,6	96,2	100,1	99,8	96,9
R2304sA4	115,0	99,6	96,0	94,7	93,9	93,2	92,6	91,7	90,8	90,1	89,5	87,0	85,3	84,1	85,8	88,4	91,2	98,1	99,5
R2304sC4	120,6	105,3	101,2	99,2	98,8	98,4	98,0	97,4	96,6	95,8	95,2	93,2	92,0	90,9	92,1	93,9	96,7	99,7	96,8
R384sB5	120,4	104,6	100,2	98,1	97,3	96,9	97,3	98,2	97,6	96,9	96,2	94,4	93,4	92,1	93,9	98,2	102,0	129,0	121,3
R512sB5	120,4	104,9	100,6	98,4	97,6	96,9	96,5	96,3	96,3	96,5	96,1	94,4	93,4	92,1	93,9	98,2	102,0	129,0	121,3
R768sB5	120,4	105,1	100,9	98,8	98,0	97,4	96,8	96,3	95,6	95,1	94,7	94,4	93,4	92,1	93,9	98,2	102,0	128,7	121,3
R1024sB5	120,4	105,2	101,1	99,0	98,3	97,8	97,2	96,6	95,9	95,2	94,7	93,5	93,4	92,1	93,9	98,2	102,0	128,1	121,3
R1280sB5	120,4	105,2	101,1	99,0	98,5	98,0	97,5	96,9	96,1	95,5	94,8	93,2	92,8	92,1	93,9	98,2	101,9	126,1	121,2
R1536sB5	120,4	105,1	101,1	99,0	98,6	98,1	97,7	97,2	96,3	95,6	95,0	93,2	92,3	91,8	93,8	98,2	101,9	122,8	120,8
R2048sB5	120,4	105,0	100,9	98,9	98,4	98,0	97,6	97,1	96,2	95,5	94,9	93,0	91,9	90,9	92,2	95,7	100,2	115,8	118,4
R2304sB5	120,5	104,9	100,9	98,8	98,4	98,0	97,7	97,2	96,3	95,6	95,0	93,0	91,9	90,9	91,7	93,6	96,7	111,7	115,7
R384sA6	114,9	99,2	95,3	93,7	92,6	92,1	92,3	92,4	91,8	91,0	90,4	87,9	86,2	84,8	87,3	93,1	98,1	122,6	115,4
R384sC6	120,6	104,6	100,2	98,1	97,3	96,9	97,3	98,2	97,6	96,9	96,2	94,4	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R512sA6	114,9	99,4	95,6	94,1	92,9	92,1	91,6	91,1	90,9	90,8	90,4	87,9	86,2	84,8	87,3	93,1	98,0	120,2	115,2
R512sC6	120,6	104,9	100,6	98,4	97,6	96,9	96,5	96,3	96,4	96,5	96,1	94,4	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R768sA6	114,9	99,6	95,9	94,5	93,4	92,6	91,9	91,1	90,4	89,8	89,3	87,9	86,1	84,8	87,3	93,0	97,8	111,7	112,2
R768sC6	120,6	105,2	101,0	98,9	98,1	97,5	96,9	96,3	95,6	95,1	94,7	94,4	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R1024sA6	115,0	99,7	96,1	94,7	93,8	92,9	92,3	91,4	90,6	89,9	89,4	87,4	86,1	84,8	87,3	92,8	97,3	106,6	107,9
R1024sC6	120,6	105,3	101,2	99,1	98,5	97,9	97,3	96,7	96,0	95,3	94,7	93,5	93,4	92,1	94,8	99,7	101,4	99,8	96,9
R1280sA6	115,0	99,7	96,1	94,9	93,9	93,2	92,5	91,6	90,8	90,1	89,5	87,2	85,8	84,7	87,2	92,6	96,7	102,9	103,8
R1280sC6	120,6	105,4	101,2	99,2	98,7	98,2	97,7	97,1	96,3	95,5	94,9	93,2	92,8	92,1	94,8	99,6	101,3	99,8	96,9
R1536sA6	115,1	99,8	96,2	94,9	94,1	93,3	92,7	91,8	91,0	90,3	89,6	87,2	85,6	84,6	87,2	92,2	95,8	99,6	100,5
R1536sC6	120,6	105,4	101,3	99,3	98,8	98,4	97,9	97,3	96,5	95,8	95,1	93,2	92,3	91,8	94,7	99,5	101,2	99,7	96,9
R2048sA6	115,4	100,0	96,3	94,9	94,1	93,3	92,7	91,8	91,0	90,3	89,6	87,1	85,4	84,3	86,3	90,0	93,5	96,1	95,8
R2048sC6	120,7	105,4	101,3	99,3	98,8	98,4	98,0	97,4	96,5	95,8	95,1	93,1	91,9	91,0	92,6	96,1	99,9	99,6	96,8
R2304sA6	115,6	100,2	96,4	95,0	94,2	93,4	92,8	91,9	91,1	90,4	89,7	87,1	85,4	84,3	86,0	88,3	90,8	93,8	93,8
R2304sC6	120,7	105,4	101,3	99,3	98,9	98,5	98,1	97,5	96,7	95,9	95,2	93,2	92,0	91,0	92,2	93,8	96,6	99,4	96,7
R384sA7	114,9	99,2	95,3	93,7	92,6	92,1	92,3	92,4	91,8	91,0	90,4	87,9	86,2	84,8	87,3	93,1	98,1	123,1	115,4
R384sB7	120,6	104,6	100,2	98,1	97,3	96,9	97,3	98,2	97,6	96,9	96,2	94,4	93,4	92,1	93,9	98,2	102,0	129,0	121,3
R384sC7	120,6	104,6	100,2	98,1	97,3	96,9	97,3	98,2	97,6	96,9	96,2	94,4	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R384sD7	131,8	104,4	99,5	97,1	95,8	95,3	96,4	100,5	107,0	114,2	121,6	138,0	138,0	138,0	138,0	138,0	138,0	138,0	138,0
R512sA7	114,9	99,4	95,6	94,0	92,9	92,1	91,6	91,0	90,9	90,8	90,4	87,9	86,2	84,8	87,3	93,1	98,1	122,9	115,4
R512sB7	120,6	104,9	100,6	98,4	97,6	96,9	96,5	96,3	96,4	96,5	96,1	94,4	93,4	92,1	93,9	98,2	102,0	129,0	121,3
R512sC7	120,6	104,9	100,6	98,4	97,6	96,9	96,5	96,3	96,4	96,5	96,1	94,4	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R512sD7	132,8	105,6	100,6	98,0	96,4	95,4	94,8	94,8	95,8	98,7	103,2	131,4	138,0	138,0	138,0	138,0	138,0	138,0	138,0
R768sA7	114,9	99,5	95,9	94,5	93,4	92,6	91,9	91,0	90,3	89,8	89,3	87,9	86,1	84,8	87,3	93,1	98,0	120,5	115,3
R768sB7	120,6	105,2	101,0	98,9	98,1	97,5	96,9	96,3	95,6	95,1	94,7	94,4	93,4	92,1	93,9	98,2	102,0	128,8	121,3

Noise profile				Magnit	ude of t	he nois	e in dB	m per H	Iz (sign	is alwa	ys nega	itive) as	a functi	on of fr	equenc	y in kHz			
prome	1	10	20	30	40	50	60	70	80	90	100	150	200	250	300	350	400	600	800
R768sC7	120,6	105,2	101,0	98,9	98,1	97,5	96,9	96,3	95,6	95,1	94,7	94,4	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R768sD7	134,1	107,2	102,1	99,5	97,7	96,5	95,5	94,8	94,3	93,9	93,8	102,6	120,9	138,0	138,0	138,0	138,0	138,0	138,0
R1024sA7	114,9	99,6	96,0	94,7	93,7	92,9	92,2	91,3	90,6	89,9	89,3	87,4	86,1	84,8	87,3	93,0	97,9	117,3	114,8
R1024sB7	120,6	105,3	101,2	99,1	98,5	97,9	97,3	96,7	95,9	95,3	94,7	93,5	93,4	92,1	93,9	98,2	102,0	128,3	121,3
R1024sC7	120,6	105,3	101,2	99,1	98,5	97,9	97,3	96,7	95,9	95,3	94,7	93,5	93,4	92,1	94,8	99,7	101,5	99,8	96,9
R1024sD7	135,0	108,4	103,3	100,6	98,8	97,4	96,4	95,5	94,9	94,3	93,9	93,6	102,1	115,8	130,8	138,0	138,0	138,0	138,0
R1280sA7	114,9	99,6	96,1	94,8	93,9	93,1	92,5	91,5	90,8	90,1	89,5	87,2	85,9	84,8	87,3	92,9	97,7	113,2	113,3
R1280sB7	120,6	105,3	101,2	99,2	98,7	98,1	97,7	97,1	96,2	95,5	94,9	93,2	92,8	92,1	93,9	98,2	101,9	127,0	121,2
R1280sC7	120,6	105,3	101,2	99,2	98,7	98,1	97,7	97,1	96,2	95,5	94,9	93,2	92,8	92,1	94,8	99,7	101,5	99,8	96,9
R1280sD7	135,7	109,4	104,2	101,5	99,7	98,3	97,2	96,3	95,5	94,9	94,3	92,8	94,0	101,7	112,6	124,2	136,9	138,0	138,0
R1536sA7	115,0	99,7	96,1	94,8	93,9	93,2	92,6	91,7	90,9	90,2	89,6	87,2	85,6	84,6	87,2	92,8	97,3	108,8	110,3
R1536sB7	120,6	105,3	101,3	99,3	98,8	98,3	97,9	97,3	96,5	95,7	95,1	93,2	92,4	91,8	93,9	98,2	101,9	124,9	121,0
R1536sC7	120,6	105,3	101,3	99,3	98,8	98,3	97,9	97,3	96,5	95,7	95,1	93,2	92,4	91,8	94,7	99,6	101,4	99,8	96,9
R1536sD7	136,1	110,1	105,0	102,2	100,4	99,0	97,8	96,9	96,1	95,5	94,9	92,9	92,3	94,4	101,4	110,4	119,9	138,0	138,0
R2048sA7	115,0	99,7	96,0	94,7	93,9	93,2	92,6	91,7	90,8	90,1	89,5	87,1	85,4	84,2	86,2	90,6	95,4	104,5	106,2
R2048sB7	120,6	105,3	101,2	99,2	98,8	98,3	97,9	97,3	96,5	95,7	95,1	93,1	92,0	91,0	92,2	95,8	100,4	121,1	120,2
R2048sC7	120,6	105,3	101,2	99,2	98,8	98,3	97,9	97,3	96,5	95,7	95,1	93,1	92,0	91,0	92,6	96,3	100,2	99,8	96,9
R2048sD7	136,3	110,3	105,1	102,4	100,5	99,1	98,0	97,0	96,2	95,5	94,8	92,6	91,3	90,7	91,2	94,1	99,8	128,9	138,0
R2304sA7	115,1	99,7	96,1	94,8	93,9	93,2	92,6	91,7	90,9	90,2	89,6	87,1	85,4	84,2	86,0	88,7	91,8	102,1	103,6
R2304sB7	120,6	105,3	101,2	99,2	98,8	98,4	98,0	97,5	96,6	95,9	95,2	93,2	92,0	91,0	91,8	93,7	96,9	116,6	118,9
R2304sC7	120,6	105,3	101,2	99,2	98,8	98,4	98,0	97,5	96,6	95,9	95,2	93,2	92,0	91,0	92,2	93,9	96,8	99,8	96,9
R2304sD7	136,6	110,8	105,6	102,9	101,0	99,5	98,4	97,4	96,6	95,9	95,3	92,9	91,5	90,7	90,4	91,3	94,4	118,1	138,0

Table J.4: NT side/asymmetric PSDs

Noise profile				Magni	tude of t	he nois	e in dB	m per F	Iz (sign	is alwa	ys nega	tive) as	a functi	on of fr	equenc	y in kHz	!		
-	1	20	40	60	80	100	150	200	250	300	350	400	500	600	700	800	1 000	1 200	1 400
R2048aA2	115,0	96,0	93,6	92,0	90,3	88,9	86,5	84,9	83,8	85,4	89,5	94,8	100,7	103,2	104,0	105,0	107,4	113,3	121,7
R2048aC2	120,6	101,1	98,4	97,2	95,6	94,2	92,2	91,0	90,1	91,2	94,8	99,8	101,7	99,8	98,0	96,9	95,5	97,3	99,6
R2048aD2	135,1	103,3	98,6	96,0	94,2	92,9	90,6	89,3	88,7	89,0	92,2	98,9	113,0	124,8	134,6	137,6	138,0	138,0	138,0
R2304aA2	115,0	96,1	93,9	92,6	90,8	89,4	87,0	85,3	84,1	85,6	87,9	91,2	97,7	99,6	100,2	101,0	102,6	108,2	116,8
R2304aC2	120,6	101,3	98,8	97,8	96,4	95,0	93,0	91,8	90,7	91,6	93,1	96,4	101,5	99,7	98,0	96,9	95,5	97,3	99,6
R2304aD2	136,2	105,0	100,4	97,8	95,9	94,6	92,2	90,8	89,9	89,6	90,4	93,8	106,4	118,0	129,7	136,4	138,0	138,0	138,0
R2048aD3	135,1	103,3	98,6	96,0	94,2	92,9	90,6	89,3	88,7	89,0	92,2	98,9	113,1	125,2	135,0	137,7	138,0	138,0	138,0
R2304aD3	136,2	105,0	100,3	97,7	95,9	94,5	92,2	90,8	89,9	89,6	90,4	93,8	106,4	118,2	130,1	136,6	138,0	138,0	138,0
R2048aA4	114,9	95,9	93,5	92,0	90,2	88,9	86,5	84,9	83,8	85,4	89,4	94,7	100,6	103,3	104,2	105,4	107,9	113,9	122,2
R2048aC4	120,6	101,1	98,4	97,1	95,6	94,2	92,2	91,0	90,1	91,2	94,8	99,8	101,7	99,8	98,0	96,9	95,5	97,3	99,6
R2304aA4	115,0	96,0	93,8	92,5	90,7	89,4	86,9	85,2	84,0	85,6	87,9	91,0	97,5	99,4	100,2	101,0	102,8	108,4	117,1
R2304aC4	120,6	101,2	98,7	97,8	96,4	94,9	92,9	91,7	90,7	91,6	93,1	96,4	101,5	99,7	98,0	96,9	95,5	97,3	99,6
R2048aB5	120,4	100,8	98,1	96,9	95,5	94,1	92,1	90,9	90,0	90,9	94,5	99,9	109,9	117,5	117,8	119,3	124,5	128,9	132,5
R2304aB5	120,4	100,9	98,4	97,6	96,2	94,8	92,8	91,7	90,6	91,3	92,9	96,3	106,7	113,3	115,1	116,9	121,1	126,2	131,8
R2048aA6	115,2	96,0	93,7	92,1	90,4	89,0	86,5	84,9	83,8	85,5	89,3	94,0	100,2	99,1	100,6	99,6	100,0	105,0	112,9
R2048aC6	120,6	101,1	98,4	97,2	95,6	94,3	92,2	91,0	90,1	91,2	94,7	99,6	101,7	99,7	98,0	96,8	95,5	97,3	99,6
R2304aA6	115,4	96,3	94,0	92,7	90,9	89,6	87,0	85,3	84,1	85,7	87,7	90,6	96,6	95,4	97,3	95,4	94,9	99,4	106,7
R2304aC6	120,7	101,3	98,8	97,9	96,4	95,0	93,0	91,7	90,7	91,7	93,1	96,3	101,4	99,6	98,0	96,8	95,5	97,3	99,6
R2048aA7	115,0	95,9	93,5	92,0	90,3	88,9	86,5	84,9	83,8	85,5	89,6	95,2	102,5	106,9	107,0	108,3	110,8	116,4	124,1
R2048aB7	120,6	101,1	98,4	97,1	95,6	94,2	92,2	91,0	90,1	91,0	94,5	100,1	111,2	122,3	119,5	120,5	125,9	129,7	132,6
R2048aC7	120,6	101,1	98,4	97,1	95,6	94,2	92,2	91,0	90,1	91,2	94,8	99,8	101,8	99,8	98,1	96,9	95,5	97,3	99,6
R2048aD7	135,1	103,3	98,6	96,0	94,2	92,9	90,6	89,3	88,7	89,0	92,2	98,9	113,6	127,0	135,9	137,8	138,0	138,0	138,0
R2304aA7	115,1	96,0	93,8	92,5	90,8	89,4	87,0	85,3	84,1	85,7	88,1	91,4	99,8	102,7	103,2	104,5	105,8	111,3	119,7
R2304aB7	120,6	101,2	98,7	97,8	96,4	95,0	92,9	91,7	90,7	91,4	93,0	96,5	108,3	118,2	118,3	119,4	124,0	128,5	132,3
R2304aC7	120,6	101,2	98,7	97,8	96,4	95,0	92,9	91,7	90,7	91,7	93,1	96,4	101,6	99,8	98,0	96,9	95,5	97,3	99,6
R2304aD7	136,2	105,0	100,3	97,7	95,9	94,6	92,2	90,8	89,9	89,6	90,4	93,9	106,7	119,4	131,9	137,2	138,0	138,0	138,0

Annex K (informative): Differences with G.991.2 (G.shdsl.bis) and G.991.2 Amendment 1 (07/2004)

Table K.1

Number	Description		
1	Fixed Frame Sync Word versus selectable in ITU-T Recommendation G.991.2 [24]		
	Resolution: specify the transmission of the SDSL sync word during PACC see clause 7.1.5		
2	In G.991.2, there is a clause for "transmit power testing". In ETSI SDSL, the power measurement is only implicitly mentioned in the definition of PSD-masks Resolution: such a proposal will be discussed for inclusion in the next revision of SDSL		
3	- Sync word: The Synchronization Word (SW) enables the SDSL receivers to acquire frame alignment. The synchronization word consists of the following 14-bit sequence: 11111100001100 The SW is present in every frame and is the same in both the upstream and downstream directions. ITU: sw1 - sw14 (Frame Sync Word) The Frame Synchronization Word (FSW) enables SHDSL receivers to acquire frame alignment. The FSW (bits sw1 - sw14) is present in every frame and is specified independently for the upstream and downstream directions Resolution: see difference #1		
4	Clause 13: Power feeding		
	24		

Annex L (informative): Bibliography

- ETSI TS 101 272: "Transmission and Multiplexing (TM); Optical Access Networks (OANs) for evolving services; ATM Passive Optical Networks (PONs) and the transport of ATM over digital subscriber lines".
- ETSI ES 201 970: "Access and Terminals (AT); Public Switched Telephone Network (PSTN); Harmonized specification of physical and electrical characteristics at a 2-wire analogue presented Network Termination Point (NTP)".
- ETSI EN 300 659-1: "Access and Terminals (AT); Analogue access to the Public Switched Telephone Network (PSTN); Subscriber line protocol over the local loop for display (and related) services; Part 1: On-hook data transmission".
- ETSI EN 300 659-2: "Access and Terminals (AT); Analogue access to the Public Switched Telephone Network (PSTN); Subscriber line protocol over the local loop for display (and related) services; Part 2: Off-hook data transmission".
- ETSI ES 200 778: "Access and Terminals (AT); Analogue access to the Public Switched Telephone Network (PSTN); Protocol over the local loop for display and related services; Terminal Equipment requirements".
- Council Directive 89/336/EEC of 3 May 1989 on the approximation of the laws of the Member States relating to electromagnetic compatibility.
- ITU-T Recommendation Q.552 (2001): "Transmission characteristics at 2-wire analogue interfaces of digital exchanges".
- AF-VMOA-0145.000: "Loop Emulation Service Using AAL2".

History

Document history			
V1.1.1	April 2000	Publication as TS 101 524-1	
V1.1.1	June 2000	Publication as TS 101 524-2	
V1.1.1	June 2001	Publication	
V1.1.2	August 2001	Publication	
V1.1.3	November 2001	Publication	
V1.2.1	March 2003	Publication	
V1.3.1	February 2005	Publication	